

# Geode™ CS5530 I/O Companion Multi-Function South Bridge

### **General Description**


The CS5530 I/O companion is designed to work in conjunction with the GXLV and GXm series processors; all members of the National Semiconductor<sup>®</sup> Geode<sup>™</sup> family of products. Together the Geode processor and CS5530 provide a system-level solution well suited for the high performance needs of a host of devices such as digital set-top boxes and thin client devices. Due to the low power consumption of a GXLV processor, this solution satisfies the needs of battery powered devices such as National's WebPAD™ system, a Geode GXLV processor/CS5530 based design. Also, thermal design is eased allowing for fanless system design.

The CS5530 I/O companion is a PCI-to-ISA bridge (South Bridge), ACPI-compliant chipset that provides AT/ISA style functionality. To those familiar with PC architecture this enables a quicker understanding of the CS5530's architecture. The device contains state-of-the-art power management that enables systems, especially battery powered systems, to significantly reduce power consumption.

Audio is supported through PCI bus master engines which connect to an AC97 compatible codec such as the National Semiconductor LM4548. If industry standard audio is required, a combination of hardware and software called Virtual System Architecture  $(VSA^{TM})$  technology is provided.

The GXLV processor's graphics/video output is connected to the CS5530. The CS5530 graphics/video support includes a PLL that generates the DOT clock for the GXLV processor (where the graphics controller is located), video acceleration hardware, gamma RAM plus three DACs for RGB output to CRT, and digital RGB that can be directly connected to TFT panels or NTSC/PAL encoders. The digital RGB output can also be connected to the National Semiconductor CS9210 Graphics Companion (a DSTN Controller) for DSTN panel support. The CS9210 is also a member of the Geode product family.

### Geode™ CS5530 Internal Block Diagram



National Semiconductor and Virtual System Architecture are registered trademarks of National Semiconductor Corporation. Geode, VSA, and WebPAD are trademarks of National Semiconductor Corporation.

For a complete listing of National Semiconductor trademarks, please visit www.national.com/trademarks.

Two bus mastering IDE controllers are included for support of up to four ATA-compliant devices. A two-port Universal Serial Bus (USB) provides high speed, Plug & Play expansion for a variety of consumer peripheral devices such as a keyboard, mouse, printer, and digital cameras. If additional functions are required, such as real-time clock, floppy disk, PS2 keyboard, and PS2 mouse, a Superl/O (e.g., National PC97317) can be easily connected to the CS5530.

#### **Features**

#### **General Features**

- Designed for use with the GXLV and GXm Geode series processors
- 352-Terminal Tape Ball Grid Array (TBGA) package
- 3.3V or 5.0V PCI bus compatible
- 5.0V tolerant I/O interfaces
- 3.3V core

#### **PCI-to-ISA Bridge**

- PCI 2.1 compliant
- Supports PCI initiator-to-ISA and ISA master-to-PCI cycle translations
- PCI master for audio I/O and IDE controllers
- Subtractive agent for unclaimed transactions
- PCI-to-ISA interrupt mapper/translator

### **AT Compatibility**

- Two 8259A-equivalent interrupt controllers
- 8254-equivalent timer
- Two 8237-equivalent DMA controllers
- Boot ROM and keyboard chip select
- Extended ROM to 16 MB

### **Bus Mastering IDE Controllers**

- Two controllers with support for up to four IDE devices
- Independent timing for master and slave devices for both channels
- PCI bus master burst reads and writes
- Ultra DMA/33 (ATA-4) support
- Multiword DMA support
- Programmed I/O (PIO) Modes 0-4 support

### **Power Management**

- Intelligent system controller supports multiple power management standards:
  - Full ACPI and Legacy (APM) support
  - Directly manages all GXLV and GXm processor power states (including automatic Suspend modulation for optimal performance/thermal balancing)
- I/O traps and idle timers for peripheral power management
- Up to eight GPIOs for system control:
  - All eight are configurable as external wakeup events
- Dedicated inputs for keyboard and mouse wakeup events

#### **XpressAUDIO**

- Provides "back-end" hardware support via six buffered PCI bus masters
- AC97 codec interface:
  - Specification Revision 1.3, 2.0, and 2.1 compliant interface. Note that the codec (e.g., LM4548) must have SRC (sample rate conversion) support

### **Display Subsystem Extensions**

- Complements the GXLV and GXm processor's graphics and video capabilities:
  - Three independent line buffers for accelerating video data streams
  - Handles asynchronous video and graphics data streams concurrently from the processor
  - YUV to RGB conversion hardware
  - Arbitrary X & Y interpolative scaling
  - Color keying for graphics/video overlay
- VDACs / Display interface:
  - Three integrated DACs
  - Gamma RAM:
    - Provides gamma correction for graphics data streams
    - Provides brightness/contrast correction for video data streams
  - Integrated DOT clock generator
  - Digital RGB interface drives TFT panels or standard NTSC/PAL encoders

### **Universal Serial Bus**

- Two independent USB interfaces:
  - Open Host Controller Interface (OpenHCI) specification compliant
  - Second generation proven core design

# **Table of Contents**

1.0	Arch	itecture	Overview	. 6
	1.1	PCI BUS	SINTERFACE	. 6
	1.2	ISA BUS	SINTERFACE	. 7
	1.3	AT COM	IPATIBILITY LOGIC	. 7
		1.3.1	DMA Controller	
		1.3.2	Programmable Interval Timer	
		1.3.3	Programmable Interrupt Controller	
	1.4		NTROLLERS	
	1.5		MANAGEMENT	
	1.5	1.5.1	GPIO Interface	
	1.6	_	SAUDIO	_
	1.0			
		1.6.1	AC97 Codec Interface	
	4 7	1.6.2		
	1.7		Y SUBSYSTEM EXTENSIONS	
	1.8		GENERATION	
	1.9		SAL SERIAL BUS	
	1.10	PROCE	SSOR SUPPORT	11
2.0	Sign	al Defin	itions	12
	2.1		SIGNMENTS	
	2.1		DESCRIPTIONS	
	2.2			
		2.2.1	Reset Interface	
		2.2.2	Clock Interface	
		2.2.3 2.2.4	CPU Interface	
		2.2.4	ISA Bus Interface	
		2.2.5	ROM Interface	
		2.2.6	IDE Interface	
		2.2.7	USB Interface	
		2.2.9	Game Port and General Purpose I/O Interface	
		2.2.3	Audio Interface	
		2.2.10	Display Interface	
		2.2.12	DCLK PLL	
		2.2.13	Power, Ground, and Reserved	
		2.2.14	Internal Test and Measurement	
				00
3.0	Func	tional E	Description	40
	3.1	PROCE	SSOR INTERFACE	
		3.1.1	Display Subsystem Connections	42
		3.1.2	PSERIAL Pin Interface	44
			3.1.2.1 Video Retrace Interrupt	44
	3.2	PCI BUS	SINTERFACE	45
		3.2.1	PCI Initiator	45
		3.2.2	PCI Target	46
		3.2.3	Special Bus Cycles-Shutdown/Halt	47
		3.2.4	PCI Bus Parity	47
		3.2.5	PCI Interrupt Routing Support	48
		3.2.6	Delayed Transactions	48

Table of C	ontents	S (Continued)
3.3	RESET	TS AND CLOCKS
	3.3.1	Resets
	3.3.2	ISA Clock
	3.3.3	DOT Clock
		3.3.3.1 DCLK Programming
3.4	POWEI	R MANAGEMENT
	3.4.1	APM Support
	3.4.2	CPU Power Management
	· · · · <u>-</u>	3.4.2.1 Suspend Modulation
		3.4.2.2 3 Volt Suspend
		3.4.2.3 Save-To-Disk
	3.4.3	Peripheral Power Management
		3.4.3.1 Device Idle Timers and Traps
		3.4.3.2 General Purpose Timers       70         3.4.3.3 ACPI Timer Register       72
		3.4.3.4 General Purpose I/O Pins
		3.4.3.5 Power Management SMI Status Reporting Registers
		3.4.3.6 Device Power Management Register Programming Summary 82
3.5	PC/AT	COMPATIBILITY LOGIC
	3.5.1	ISA Subtractive Decode
	3.5.2	ISA Bus Interface
		3.5.2.1 Delayed PCI Transactions
		3.5.2.2 Limited ISA and ISA Master Modes
		3.5.2.3 ISA Bus Data Steering
		3.5.2.4       I/O Recovery Delays       89         3.5.2.5       ISA DMA       90
	3.5.3	ROM Interface
	3.5.4	Megacells
	0.0	3.5.4.1 Direct Memory Access (DMA)
		3.5.4.2 Programmable Interval Timer
		3.5.4.3 Programmable Interrupt Controller
	0.5.5	3.5.4.4 PCI Compatible Interrupts
	3.5.5	I/O Ports 092h and 061h System Control
		3.5.5.1 I/O Port 092h System Control
		3.5.5.3 SMI Generation for NMI
	3.5.6	Keyboard Interface Function
		3.5.6.1 Fast Keyboard Gate Address 20 and CPU Reset
	3.5.7	External Real-Time Clock Interface
3.6	IDE CC	ONTROLLER
	3.6.1	IDE Interface Signals
	3.6.2	IDE Configuration Registers
		3.6.2.1 PIO Mode
		3.6.2.2 Bus Master Mode
		3.6.2.3 Ultra DMA/33 Mode
3.7	XPRES	SSAUDIO 113
	3.7.1	Subsystem Data Transport Hardware
		3.7.1.1 Audio Bus Masters
		3.7.1.2 Physical Region Descriptor Table Address
		3.7.1.3       Physical Region Descriptor Format       116         3.7.1.4       Programming Model       117
		3.7.1.5 AC97 Codec Interface
	3.7.2	VSA Technology Support Hardware
		3.7.2.1 VSA Technology
		3.7.2.2 Audio SMI Related Registers
		3.7.2.3 IRQ Configuration Registers

Tabl	e of C	Contents (Continued)
	3.8	DISPLAY SUBSYSTEM EXTENSIONS
		3.8.1 Video Interface Configuration Registers
		3.8.2 Video Accelerator
		3.8.2.1 Line Buffers
		3.8.2.2 Video Port Protocol
		3.8.2.4 X and Y Scaler / Filter
		3.8.2.5 Color-Space-Converter
		3.8.3 Video Overlay
		3.8.4 Gamma RAM
		3.8.5 Display Interface
		3.8.5.1 Video DACs
		3.8.5.3 Flat Panel Support
	3.9	UNIVERSAL SERIAL BUS SUPPORT
		3.9.1 USB PCI Controller
		3.9.2 USB Host Controller
		3.9.3 USB Power Management
4.0	Pod	ister Descriptions
4.0	•	•
	4.1 4.2	PCI CONFIGURATION SPACE AND ACCESS METHODS
	4.2 4.3	REGISTER SUMMARY         139           CHIPSET REGISTER SPACE         149
	4.3	
		<ul><li>4.3.1 Bridge Configuration Registers - Function 0</li></ul>
		4.3.3 IDE Controller Registers - Function 2
		4.3.4 XpressAUDIO Registers - Function 3
		4.3.5 Video Controller Registers - Function 4
	4.4	USB CONTROLLER REGISTERS - PCIUSB
	4.5	ISA LEGACY I/O REGISTER SPACE
	4.6	V-ACPI I/O REGISTER SPACE
5.0	Elec	etrical Specifications224
	5.1	TEST MODES
	0.1	5.1.1 Nand Tree Mode
	5.2	ELECTRICAL CONNECTIONS
	0.2	5.2.1 Pull-Up Resistors
		5.2.2 Unused Input Pins
		5.2.3 NC-Designated Pins
		5.2.4 Power/Ground Connections and Decoupling
	5.3	ABSOLUTE MAXIMUM RATINGS
	5.4	RECOMMENDED OPERATING CONDITIONS
	5.5	DC CHARACTERISTICS
	5.6	AC CHARACTERISTICS
	5.7	VIDEO CHARACTERISTICS
6.0	Mec	hanical Specifications238
Ann	endix	·
App		
	A.1	REVISION HISTORY

### 1.0 Architecture Overview

The Geode CS5530 can be described as providing the functional blocks shown in Figure 1-1.

- PCI bus master/slave interface
- ISA bus interface
- · AT compatibility logic
- · IDE controllers
- Power management
  - GPIO interfaces
  - Traps, Events, Timers
- · Joystick/Game Port interface
- · Virtual audio support hardware
- Video display, which includes MPEG accelerator, RAMDAC, and video ports
- · USB controllers

For CPU interface connection refer to Figure 1-5 on page 11.

#### 1.1 PCI BUS INTERFACE

The CS5530 provides a PCI bus interface that is both a slave for PCI cycles initiated by the CPU or other PCI master devices, and a non-preemptable master for DMA transfer cycles. The chip also is a standard PCI master for the IDE controllers and audio I/O logic. The CS5530 supports positive decode for configurable memory and I/O regions and implements a subtractive decode option for unclaimed PCI accesses. The CS5530 also generates address and data parity and performs parity checking. The CS5530 does not include the PCI bus arbiter, it is located in the processor.

Configuration registers are accessed through the PCI interface using the PCI Bus Type 1 configuration mechanism as described in the PCI 2.1 Specification.




Figure 1-1. Internal Block Diagram

#### 1.2 ISA BUS INTERFACE

The CS5530 provides an ISA bus interface for unclaimed memory and I/O cycles on PCI. The CS5530 is the default subtractive decoding agent and forwards all unclaimed memory and I/O cycles to the ISA interface; however, the CS5530 may be configured to ignore either I/O, memory or all unclaimed cycles (subtractive decode disabled).

The CS5530 supports two modes on the ISA interface. The default mode, Limited ISA Mode, supports the full memory and I/O address range without ISA mastering. The address and data buses are multiplexed together, requiring an external latch to latch the lower 16 bits of address of the ISA cycle. The signal SA\_LATCH is generated when the data on the SA/SD bus is a valid address. Additionally, the upper four address bits, SA[23:20] are multiplexed on GPIO[7:4].

The second mode, ISA Master Mode, supports ISA bus masters and requires no external circuitry. When the CS5530 is placed in ISA Master Mode, a large number of pins are redefined. In this mode of operation the CS5530 cannot support TFT flat panels or TV controllers, since most of the signals used to support these functions have been redefined. This mode is required if ISA slots or ISA masters are used. ISA master cycles are only passed to the PCI bus if they access memory. I/O accesses are left to complete on the ISA bus.

For further information regarding mode selection and operational details refer to Section 3.5.2.2 "Limited ISA and ISA Master Modes" on page 87.

### 1.3 AT COMPATIBILITY LOGIC

The CS5530 integrates:

- Two 8237-equivalent DMA controllers with full 32-bit addressing
- Two 8259-equivalent interrupt controllers providing 13 individually programmable external interrupts
- An 8254-equivalent timer for refresh, timer, and speaker logic
- NMI control and generation for PCI system errors and all parity errors
- Support for standard AT keyboard controllers
- Positive decode for the AT I/O register space
- Reset control

#### 1.3.1 DMA Controller

The CS5530 supports the industry standard DMA architecture using two 8237-compatible DMA controllers in cascaded configuration. CS5530-supported DMA functions include:

- · Standard seven-channel DMA support
- · 32-bit address range support via high page registers
- IOCHRDY extended cycles for compatible timing transfers
- ISA bus master device support using cascade mode

#### 1.3.2 Programmable Interval Timer

The CS5530 contains an 8254-equivalent programmable interval timer. This device has three timers, each with an input frequency of 1.193 MHz.

#### 1.3.3 Programmable Interrupt Controller

The CS5530 contains two 8259-equivalent programmable interrupt controllers, with eight interrupt request lines each, for a total of 16 interrupts. The two controllers are cascaded internally, and two of the interrupt request inputs are connected to the internal circuitry. This allows a total of 13 externally available interrupt requests.

Each CS5530 IRQ signal can be individually selected as edge- or level-sensitive. The PCI interrupt signals are routed internally to the PIC IRQs.

#### 1.4 IDE CONTROLLERS

The CS5530 integrates two PCI bus mastering, ATA-4 compatible IDE controllers. These controllers support Ultra DMA/33 (enabled in Microsoft Windows 95 and Windows NT by using a driver provided by National Semiconductor), Multiword DMA and Programmed I/O (PIO) modes. Two devices are supported on each controller. The data-transfer speed for each device on each controller can be independently programmed. This allows high-speed IDE peripherals to coexist on the same channel as lower speed devices. Faster devices must be ATA-4 compatible.

#### 1.5 POWER MANAGEMENT

The CS5530 integrates advanced power management features including:

- Idle timers for common system peripherals
- Address trap registers for programmable address ranges for I/O or memory accesses
- Up to eight programmable GPIOs
- Clock throttling with automatic speedup for the CPU clock
- Software CPU stop clock
- Zero Volt Suspend/Resume with peripheral shadow registers
- Dedicated serial bus to/from the GXLV processor providing CPU power management status

The CS5530 is an ACPI (Advanced Control and Power Interface) compliant chipset. An ACPI compliant system is one whose underlying BIOS, device drivers, chipset and peripherals conform to revision 1.0 or newer of the ACPI specification. The "Fixed Feature" and "General Purpose" registers are virtual. They are emulated by the SMI handling code rather than existing in physical hardware. To the ACPI compliant operating system, the SMI-base virtualization is transparent; however, to eliminate unnecessary latencies, the ACPI timer exists in physical hardware.

The CS5530 V-ACPI (Virtual ACPI) solution provides the following support:

- CPU States C1, C2
- Sleep States S1, S2, S4, S4BIOS, S5
- Embedded Controller (Optional) SCI and SWI event inputs.
- General Purpose Events Fully programmable GPE0 Event Block registers.

#### 1.5.1 GPIO Interface

Eight GPIO pins are provided for general usage in the system. GPIO[3:0] are dedicated pins and can be configured as inputs or outputs. GPIO[7:4] can be configured as the upper addresses of the ISA bus, SA[23:20]. All GPIOs can also be configured to generate an SMI on input edge transitions.

#### 1.6 XPRESSAUDIO

XpressAUDIO in the CS5530 offers a combined hard-ware/software support solution to meet industry standard audio requirements. XpressAUDIO uses VSA technology along with additional hardware features to provide the necessary support for industry standard 16-bit stereo synthesis and OPL3 emulation.

The hardware portion of the XpressAUDIO subsystem can broadly be divided into two categories. Hardware for:

- Transporting streaming audio data to/from the system memory and an AC97 codec.
- · VSA technology support.

#### 1.6.1 AC97 Codec Interface

The CS5530 provides an AC97 Specification Revision 1.3, 2.0, and 2.1 compatible interface. Any AC97 codec which supports an independent input and output sample rate conversion interface (e.g., National Semiconductor LM4548) can be used with the CS5530. This type of codec will allow for a design which meets the requirements for PC97 and PC98-compliant audio as defined by Microsoft Corporation. Figure 1-2 shows the codec and CS5530 signal connections. For specifics on the serial interface, refer to the appropriate codec manufacturer's data sheet.

Low latency audio I/O is accomplished by a buffered PCI bus mastering controller.




Figure 1-2. AC97 Codec Signal Connections

#### 1.6.2 VSA Technology Support Hardware

The CS5530 I/O companion incorporates the required hardware in order to support VSA technology for the capture and playback of audio using an external codec. This eliminates much of the hardware traditionally associated with industry standard audio functions.

XpressAUDIO software provides 16-bit compatible sound. This software is available to OEMs for incorporation into the system BIOS ROM.

### 1.7 DISPLAY SUBSYSTEM EXTENSIONS

The CS5530 incorporates extensions to the GXLV processor's display subsystem. These include:

- · Video Accelerator
  - Buffers and formats input YUV video data from processor
  - 8-bit interface to the GXLV processor
  - X & Y scaler with bilinear filter
  - Color space converter (YUV to RGB)
- · Video Overlay Logic
  - Color key
  - Data switch for graphics and video data

- Gamma RAM
  - Brightness and contrast control
- · Display Interface
  - Integrated RGB Video DACs
  - VESA DDC2B/DPMS support
  - Flat panel interface

Figure 1-3 shows the data path of the display subsystem extensions.




Figure 1-3. Display Subsystem Extensions, 8-Bit Interface

#### 1.8 CLOCK GENERATION

In a CS5530/GXLV processor-based system, the CS5530 generates only the video DOT clock (DCLK) for the CPU and the ISA clock. All other clocks are generated by an external clock chip.

The ISACLK is created by dividing the PCICLK. For ISA compatibility, the ISACLK nominally runs at 8.33 MHz or less. The ISACLK dividers are programmed via F0 Index 50h[2:0].

DCLK is generated from the 14.31818 MHz input (CLK\_14MHZ). A combination of a phase locked loop (PLL), linear feedback shift register (LFSR) and divisors are used to generate the desired frequencies for the DCLK. The divisors and LFSR are configurable through the F4BAR+Memory Offset 24h. For applications that do not use the GXLV processor's video, this is an available clock for general purpose use.

Figure 1-4 shows a block diagram for clock generation within the CS5530.




Figure 1-4. CS5530 Clock Generation

#### 1.9 UNIVERSAL SERIAL BUS

The CS5530 provides two complete, independent USB ports. Each port has a Data "-" and a Data "+" pin.

The USB controller is a compliant Open Host Controller Interface (OpenHCI). The OpenHCI specification provides a register-level description for a host controller, as well as a common industry hardware/software interface and drivers (see OpenHCI Specification, Revision 1.0, for description).

#### 1.10 PROCESSOR SUPPORT

The traditional south bridge functionality included in the CS5530 I/O companion chip has been designed to support the GXLV processor. When combined with the GXLV processor, the CS5530 provides a bridge which supports a standard ISA bus and system ROM. As part of the video subsystem, the CS5530 provides MPEG video acceleration and a digital RGB interface, to allow direct connection to TFT LCD panels. This chip also integrates a gamma

RAM and three DACs, allowing for direct connection of a CRT monitor. Figure 1-5 shows a typical system block diagram.

For detailed information regarding processor signal connections refer to Section 3.1 "Processor Interface" on page 41.





Figure 1-5. System Block Diagram

### 2.0 Signal Definitions

This section defines the signals and describes the external interface of the Geode CS5530. Figure 2-1 shows the

pins organized by their functional groupings (internal test and electrical pins are not shown).



### 2.1 PIN ASSIGNMENTS

The tables in this section use several common abbreviations. Table 2-1 lists the mnemonics and their meanings.


Figure 2-2 shows the pin assignment for the CS5530 with Tables 2-2 and 2-3 listing the pin assignments sorted by terminal number and alphabetically by signal name, respectively.

In Section 2.2 "Signal Descriptions" a description of each signal within its associated functional group is provided.

In the signal definitions, references to F0-F4, F1BAR, F2BAR, F3BAR, F4BAR, and PCIUSB are made. These terms relate to designated register spaces. Refer to Table 4-1 "PCI Configuration Address Register (0CF8h)" on page 138 for details regarding these register spaces and their access mechanisms.

**Table 2-1. Pin Type Definitions** 

Mnemonic	Definition
5VT	Buffer is 5V tolerant
1	Input pin
I/O	Bidirectional pin
IBUF	Input buffer
0	Output
OD	Open-drain output structure that allows multiple devices to share the pin in a wired-OR configuration
PU	Pull-up resistor
PD	Pull-down resistor
smt	Schmitt Trigger
t/s	Tri-state signal
VDD (PWR)	Power pin
VSS (GND)	Ground pin
#	The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at a high voltage level.



Note: Signal names have been abbreviated in this figure due to space constraints.

Figure 2-2. TBGA Pin Assignment Diagram Order Number: 25420-03

Table 2-2. 352 TBGA Pin Assignments - Sorted by Pin Number

	Signal Name	
Pin No.	Limited ISA Mode	ISA Master Mode
A1	PIXEL0	
A2	PIXEL1	
A3	PIXEL2	
A4	PIXEL7	
A5	PIXEL10	
A6	VID CLK	
A7	PIXEL12	
A8	PIXEL16	_
A9	PIXEL19	
A10	DCLK	
A11	VID DATA0	
A12	VID DATA5	
A13	PCLK	
A14	INTA#	
A15	AD0	
A16	AD7	
A17	AD9	
A18	AD12	
A19	AD10	
A20	AD15	
A21	PAR	
A22	SERR#	
A23	DEVSEL#	
A24	C/BE2#	
A25	AD17	
A26	AD16	
B1	ENA DISP	
B2	TVCLK	
B3	PIXEL4	
B4	PIXEL5	
B5	VSYNC	
B6	PIXEL8	
B7	VID VAL	
B8	PIXEL15	
B9	PIXEL18	
B10	VID_RDY	
B11	PIXEL22	
B12	VID_DATA6	
B13	VID_DATA2	
B14	INTD#	
B15	AD3	
B16	AD5	
B17	AD6	
B18	C/BE0#	
B19	AD11	
B20	AD14	
B21	C/BE1#	
B22	PERR#	
B23	TRDY#	
B24	IRDY#	
B25	AD18	

	Signal Name		
Pin No.	Limited ISA Mode	ISA Master Mode	
B26	AD19		
C1	FP_VSYNC	No Function	
C2	FP HSYNC	No Function	
C3	VDD		
C4	PIXEL3		
C5	PIXEL11		
C6	HSYNC		
C7	PIXEL14		
C8	PIXEL17		
C9	PIXEL21		
C10	PIXEL23		
C11	VID DATA3		
C12	VID_DATA7		
C13	VID_DATA1		
C14	PCI RST#		
C15	INTC#		
C16	AD2		
C17	AD4		
C18	VSS		
C19	VDD		
C20	AD13		
C21	VSS		
C22	LOCK#		
C23	FRAME#		
C24	VDD		
C25	AD21		
C26	AD22		
D1	FP_DATA11	SA11	
D2	NC		
D3	TEST		
D4	VSS		
D5	PIXEL6		
D6	PIXEL9		
D7	PIXEL13		
D8	VSS		
D9	PIXEL20		
D10	VDD		
D11	VID_DATA4		
D12	VSS		
D13	VSS		
D14	AD1		
D15	INTB#		
D16	VSS		
D17	VDD		
D18	AD8		
D19	VSS		
D20	VSS		
D21	VDD		
D22	VSS		
D23	VSS		
D24	GNT#		

	Signal Name		
Pin No.	Limited ISA Mode	ISA Master Mode	
D25	AD26		
D26	C/BE3#		
E1	FP_HSYNC_OUT	SMEMW#	
E2	FP_DATA10	SA10	
E3	FP_VSYNC_OUT	SMEMR#	
E4	VSS		
E23	VSS		
E24	AD20		
E25	AD23		
E26	STOP#		
F1	FP_DATA9	SA9	
F2	FP_DISP_ENA_OUT	No Function	
F3	FP_DATA17	MASTER#	
F4	VDD		
F23	VSS		
F24	VDD		
F25	AD24		
F26	AD27		
G1	FP_DATA8	SA8	
G2	FP_DATA5	SA5	
G3	FP_DATA7	SA7	
G4	FP_DATA6	SA6	
G23	VSS	I.	
G24	AD25		
G25	AD28		
G26	AD29		
H1	FP DATA4	SA4	
H2	FP DATA15	SA15	
НЗ	FP DATA16	SA OE#	
H4	VSS		
H23	VSS		
H24	VDD		
H25	AD31		
	HOLD REQ#		
J1	FP DATA3	SA3	
J2	FP DATA1	SA1	
J3	FP DATA2	SA2	
J4	FP ENA BKL	No Function	
J23	VSS	1	
J24	AD30		
J25	REQ#		
J26	PCICLK		
K1	FP DATA14	SA14	
K2	FP DATA13	SA14	
K3	FP DATA0	SA0	
K4	VSS	J 37.10	
K23	VSS		
K24	POR#		
K25	CPU_RST		
K26	SUSP#	CA10	
L1	FP_DATA12	SA12	

Table 2-2. 352 TBGA Pin Assignments - Sorted by Pin Number (Continued)

	Table 2-2. 352 I	
	Signal Name	
Pin No.	Limited ISA Mode	ISA Master Mode
L2	FP_ENA_VDD	No Function
L3	FP_CLK_EVEN	No Function
L4	VDD	
L23	VDD	
L24	SUSP_3V	
L25	SUSPA#	
L26	PSERIAL	
M1	FP_CLK	No Function
M2	DDC_SCL	
M3	VSS	
M4	DDC_SDA	
M23	PLLDVD	
M24	VSS	
M25	PLLVAA	
M26	PLLRO	
N1	HSYNC_OUT	
N2	VSYNC_OUT	
N3	VSS	
N4	AVDD3 (DAC) PLLLP	
N23 N24	PLLAGS	
N25	PLLAGS	
N26	PLLAGD	
P1	AVSS4 (ICAP)	
P2	AVSS5 (DAC)	
P3	IOUTR	
P4	IOUTG	
P23	VSS	
P24	CLK 14MHZ	
P25	SMI#	
P26	INTR	
R1	IOUTB	
R2	AVSS1 (DAC)	
R3		
R4	AVSS2 (ICAP)	
R23	IRQ13	
R24	IDE_IOW0#	
R25	IDE_IOR1#	
R26	IDE_IOR0#	
T1	VREF	
T2	EXTVREFIN	
T3	AVDD2 (VREF)	
T4	AVSS3 (VREF)	
T23	VDD	
T24	IDE_DACK1#	
T25	IDE_IOW1#	
T26	IDE_DACK0#	
U1	AVDD1 (DAC)	
U2	VDD	
U3	SYNC	
U4	SDATA_IN	

	Signal Name		
Pin No.	Limited ISA Mode	ISA Master Mode	
U23	IDE_DATA7		
U24	IDE_DATA6		
U25	IDE_ADDR0		
U26	IDE_ADDR1		
V1	SDATA_OUT		
V2	BIT_CLK		
V3	PC_BEEP		
V4	POWER_EN		
V23	VSS		
V24	IDE_DATA8		
V25	IDE_DATA10		
V26	IDE_CS0#		
W1	USBCLK		
W2	NC		
W3	OVER_CUR#		
W4	VSS		
W23	VSS		
W24	IDE_ADDR2		
W25	IDE_RST#		
W26	IDE_DATA5		
Y1	DPORT1		
Y2	D+_PORT1		
Y3	NC		
Y4	VSS		
Y23	VDD		
Y24	IDE_DATA11		
Y25	IDE_DATA9		
Y26	IDE_CS1#		
AA1	DPORT2		
AA2	D+_PORT2		
AA3	NC		
AA4	VSS		
AA23	VSS		
AA24	IDE_DATA10		
AA25	IDE_DATA12		
AA26	IDE_DATA4		
AB1	NC NC		
AB2 AB3	NC NC		
AB3	VDD		
	IDE DATA15		
AB23 AB24	IDE_DATA2		
AB24	IDE_DATA13		
AB26	IDE_DATA13		
AC1	NC		
AC2	NC		
AC3	NC		
AC4	VSS		
AC5	VSS		
AC6	SA3/SD3	SD3	
	DACK7#		

	Signal Name	
Pin	Limited	ISA Master
No.	ISA Mode	Mode
AC8	DACK1#	
AC9	VSS	
AC10	VDD	
AC11	IOW#	
AC12	VSS	
AC13	VSS	
AC14	IRQ3	
AC15	MEMCS16#	
AC16	VSS	
AC17	IRQ14	
AC18	VSS	
AC19	VDD	1
AC20	SA10/SD10	SD10
AC21	GPIO5/SA21	SA21
AC22	GPIO0	
AC23	VSS	
AC24	IDE_DREQ1	
AC25	IDE_DATA14	
AC26	IDE_DATA0	
AD1	NC	
AD2	NC	
AD3	NC	
AD4	SMEMR#/RTCALE	1
AD5	SA5/SD5	SD5
AD6	ISACLK	
AD7	DACK6#	
AD8	DACK0#	1
AD9	SA2/SD2	SD2
AD10	SA19	
AD11	SA16	
AD12	DRQ1	
AD13	DRQ3	
AD14	IRQ7	1
AD15	SA_LATCH	SA_DIR
AD16	VDD	
AD17	IRQ15	
AD18	DRQ5	1
AD19	SA9/SD9	SD9
AD20	VSS	
AD21	GPORT_CS#	1
AD22	GPIO4/SA20	SA20
AD23	VDD	T
AD24	SA14/SD14	SD14
AD25	IDE_IORDY0	
AD26	IDE_DREQ0	
AE1	NC	
AE2	NC	
AE3	CLK_32K	
AE4	KBROMCS#	
AE5	IRQ9	1
AE6	SA1/SD1	SD1

Table 2-2. 352 TBGA Pin Assignments - Sorted by Pin Number (Continued)

	Signal Name		
Pin No.	Limited ISA Mode	ISA Master Mode	
AE7	DACK5#		
AE8	AEN		
AE9	SA0/SD0	SD0	
AE10	DRQ2		
AE11	SA18		
AE12	IOR#		
AE13	IRQ5		
AE14	IRQ8#		
AE15	IRQ4		
AE16	IRQ10		
AE17	SBHE#		
AE18	DRQ0		
AE19	MEMR#		
AE20	DRQ6	•	
AE21	SA12/SD12	SD12	
AE22	SA13/SD13	SD13	

	Signal Name		
Pin No.	Limited ISA Mode	ISA Master Mode	
AE23	GPIO6/SA22	SD22	
AE24	GPIO1/SDATA_IN2		
AE25	SA15/SD15	SD15	
AE26	IDE_IORDY1		
AF1	NC		
AF2	NC		
AF3	SMEMW#/RTCCS#		
AF4	SA7/SD7	SD7	
AF5	SA6/SD6	SD6	
AF6	SA4/SD4	SD4	
AF7	DACK3#		
AF8	DACK2#		
AF9	BALE		
AF10	ZEROWS#		
AF11	IOCHRDY		
AF12	SA17		

	Signal Name			
Pin No.	Limited ISA Mode	ISA Master Mode		
AF13	IRQ1			
AF14	IRQ6			
AF15	TC			
AF16	IOCS16#			
AF17	IRQ12			
AF18	IRQ11			
AF19	SA8/SD8 SD8			
AF20	MEMW#	•		
AF21	SA11/SD11	SD11		
AF22	DRQ7	•		
AF23	GPIO7/SA23	SA23		
AF24	GPIO3			
AF25	GPIO2			
AF26	GPCS#			

Table 2-3. 352 TBGA Pin Assignments - Sorted Alphabetically by Signal Name

	IBGA FIII	<b>3</b>		
Signal Nai Limited ISA Mode	ISA Master Mode	Pin Type (Note 1)	Buffer Type (Note 2)	Pin No.
AD0		I/O, t/s, 5VT	PCI	A15
AD1		I/O, t/s, 5VT	PCI	D14
AD2		I/O, t/s, 5VT	PCI	C16
AD3		I/O, t/s, 5VT	PCI	B15
AD4		I/O, t/s, 5VT	PCI	C17
AD5		I/O, t/s, 5VT	PCI	B16
AD6		I/O, t/s, 5VT	PCI	B17
AD7		I/O, t/s, 5VT	PCI	A16
AD8		I/O, t/s, 5VT	PCI	D18
AD9		I/O, t/s, 5VT	PCI	A17
AD10		I/O, t/s, 5VT	PCI	A19
AD11		I/O, t/s, 5VT	PCI	B19
AD12		I/O, t/s, 5VT	PCI	A18
AD13		I/O, t/s, 5VT	PCI	C20
AD14		I/O, t/s, 5VT	PCI	B20
AD15		I/O, t/s, 5VT	PCI	A20
AD16		I/O, t/s, 5VT	PCI	A26
AD17		I/O, t/s, 5VT	PCI	A25
AD18		I/O, t/s, 5VT	PCI	B25
AD19		I/O, t/s, 5VT	PCI	B26
AD20		I/O, t/s, 5VT	PCI	E24
AD21		I/O, t/s, 5VT	PCI	C25
AD22		I/O, t/s, 5VT	PCI	C26
AD23		I/O, t/s, 5VT	PCI	E25
AD24			PCI	F25
		I/O, t/s, 5VT	PCI	
AD25		I/O, t/s, 5VT	PCI	G24 D25
AD26		I/O, t/s, 5VT	<b>†</b>	
AD27		I/O, t/s, 5VT	PCI	F26
AD28		I/O, t/s, 5VT	PCI	G25
AD29		I/O, t/s, 5VT	PCI	G26
AD30		I/O, t/s, 5VT	PCI	J24
AD31		I/O, t/s, 5VT	PCI	H25
AEN		0	8 mA	AE8
AVDD1 (DAC)		I, Analog		U1
AVDD2 (VREF)		I, Analog		Т3
AVDD3 (DAC)		I, Analog		N4
AVSS1 (DAC)		I, Analog		R2
AVSS2 (ICAP)		I, Analog		R4
AVSS3 (VREF)		I, Analog		T4
AVSS4 (ICAP)		I, Analog		P1
AVSS5 (DAC)		I, Analog		P2
BALE		0	8 mA	AF9
BIT_CLK		I, 5VT	IBUF	V2
C/BE0#		I/O, t/s, 5VT	PCI	B18
C/BE1#		I/O, t/s, 5VT	PCI	B21
C/BE2#		I/O, t/s, 5VT	PCI	A24
C/BE3#		I/O, t/s, 5VT	PCI	D26
CLK_14MHZ		I	smt	P24
CLK_32K		I/O, 5VT	4 mA	AE3
CPU_RST		0	8 mA	K25
DACK0#	· <u></u>	0	8 mA	AD8

Signal Nan		- "		
Limited ISA Mode			Buffer Type (Note 2)	Pin No.
DACK1#		0	8 mA	AC8
DACK2#		0	8 mA	AF8
DACK3#		0	8 mA	AF7
DACK5#		0	8 mA	AE7
DACK6#		0	8 mA	AD7
DACK7#		0	8 mA	AC7
DCLK		0	8 mA	A10
DDC_SCL		0	8 mA	M2
DDC_SDA		I/O, 5VT	8 mA	M4
DEVSEL#		I/O, t/s, 5VT	PCI	A23
DPORT1		I/O	USB	Y1
D+_PORT1		I/O	USB	Y2
DPORT2		I/O	USB	AA1
D+_PORT2		I/O	USB	AA2
DRQ0		I, 5VT	IBUF	AE18
DRQ1		I, 5VT	IBUF	AD12
DRQ2		I, 5VT	IBUF	AE10
DRQ3		I, 5VT	IBUF	AD13
DRQ5		I, 5VT	IBUF	AD18
DRQ6		I, 5VT	IBUF	AE20
DRQ7		I, 5VT	IBUF	AF22
ENA_DISP		I	IBUF	B1
EXTVREFIN		I, Analog		T2
FP_CLK	No Function	0	8 mA	M1
FP_CLK_EVEN	No Function	0	8 mA	L3
FP_DATA0	SA0	I/O	8 mA	K3
FP_DATA1	SA1	I/O	8 mA	J2
FP_DATA2	SA2	I/O	8 mA	J3
FP_DATA3	SA3	I/O	8 mA	J1
FP_DATA4	SA4	I/O	8 mA	H1
FP_DATA5	SA5	I/O	8 mA	G2
FP_DATA6	SA6	I/O	8 mA	G4
FP_DATA7	SA7	I/O	8 mA	G3
FP_DATA8	SA8	I/O	8 mA	G1
FP_DATA9	SA9	I/O	8 mA	F1
FP_DATA10	SA10	I/O	8 mA	E2
FP_DATA11	SA11	I/O	8 mA	D1
FP_DATA12	SA12	I/O	8 mA	L1
FP_DATA13	SA13	I/O	8 mA	K2
FP_DATA14	SA14	I/O	8 mA	K1
FP_DATA15	SA15	I/O	8 mA	H2
FP_DATA16 SA_OE#		0	8 mA	НЗ
FP_DATA17 MASTER#		I/O	8 mA	F3
FP_DISP_ENA_OUT No Function		0	8 mA	F2
FP_ENA_BKL No Function		0	8 mA	J4
FP_ENA_VDD No Function		0	8 mA	L2
FP_HSYNC	No Function	I	IBUF	C2
FP_HSYNC_OUT	SMEMW#	0	8 mA	E1
FP_VSYNC	No Function	I	IBUF	C1
FP_VSYNC_OUT	SMEMR#	0	8 mA	E3
FRAME#		I/O, t/s, 5VT	PCI	C23

Table 2-3. 352 TBGA Pin Assignments - Sorted Alphabetically by Signal Name (Continued)

Signal Nar	GA FIII AS			
Limited ISA Mode	ISA Master Mode	Pin Type (Note 1)	Buffer Type (Note 2)	Pin No.
GNT#	I, 5VT	PCI	D24	
GPCS#		0	4 mA	AF26
GPIO0		I/O, 5VT	8 mA	AC22
GPIO1/SDATA_IN2		I/O, 5VT	8 mA	AE24
GPIO2		I/O, 5VT	8 mA	AF25
GPIO3		I/O, 5VT	8 mA	AF24
GPIO4/SA20	SA20	I/O, 5VT	8 mA	AD22
GPIO5/SA21	SA21	I/O, 5VT	8 mA	AC21
GPIO6/SA22	SA22	I/O, 5VT	8 mA	AE23
GPIO7/SA23	SA23	I/O, 5VT	8 mA	AF23
GPORT CS#	!	0	8 mA	AD21
HOLD REQ# (strap pir	າ)	I/O, 5VT	PCI	H26
HSYNC	,	ı	IBUF	C6
HSYNC OUT		0	16 mA	N1
IDE ADDR0		0	8 mA	U25
IDE ADDR1		0	8 mA	U26
IDE ADDR2		0	8 mA	W24
IDE CS0#		0	8 mA	V26
IDE_CS1#		0	8 mA	Y26
IDE_DACK0#		0	8 mA	T26
IDE_DACK1#		0	8 mA	T24
IDE_DACK1#			8 mA	AC26
		I/O, 5VT	8 mA	AC26
	IDE_DATA1			<b>.</b>
IDE_DATA2	I/O, 5VT	8 mA	AB24	
IDE_DATA4		I/O, 5VT	8 mA	AB26
IDE_DATA4		I/O, 5VT	8 mA	AA26
IDE_DATAS		I/O, 5VT	8 mA	W26
IDE_DATA6		I/O, 5VT	8 mA	U24
IDE_DATA7		I/O, 5VT	8 mA	U23
IDE_DATA8		I/O, 5VT	8 mA	V24
IDE_DATA9		I/O, 5VT	8 mA	Y25
IDE_DATA10		I/O, 5VT	8 mA	V25
IDE_DATA11		I/O, 5VT	8 mA	Y24
IDE_DATA12		I/O, 5VT	8 mA	AA25
IDE_DATA13		I/O, 5VT	8 mA	AB25
IDE_DATA14		I/O, 5VT	8 mA	AC25
IDE_DATA15		I/O, 5VT	8 mA	AB23
IDE_DREQ0		I, 5VT	IBUF	AD26
IDE_DREQ1		I, 5VT	IBUF	AC24
IDE_IOR0#		0	8 mA	R26
IDE_IOR1#		0	8 mA	R25
IDE_IORDY0		I, 5VT	IBUF	AD25
IDE_IORDY1		I, 5VT	IBUF	AE26
IDE_IOW0#		0	8 mA	R24
IDE_IOW1#		0	8 mA	T25
IDE_RST#		0	8 mA	W25
INTA#		I, 5VT	IBUF	A14
INTB#		I, 5VT	IBUF	D15
INTC#		I, 5VT	IBUF	C15
INTD#		I, 5VT	IBUF	B14
INTR (strap pin)		I/O	4 mA	P26

Signal Nan				
Limited ISA Mode	ISA Master Mode	Pin Type (Note 1)	Buffer Type (Note 2)	Pin No.
IOCHRDY		I/O, OD, 5VT	8 mA	AF11
IOCS16#		I, 5VT	IBUF	AF16
IOR#		I/O (PU), 5VT	8 mA	AE12
IOUTB		O, Analog		R1
IOUTR		O, Analog		P3
IOUTG		O, Analog		P4
IOW#		I/O (PU), 5VT	8 mA	AC11
IRDY#		I/O, t/s, 5VT	PCI	B24
IREF		I, Analog		R3
IRQ1		I, 5VT	IBUF	AF13
IRQ3		I, 5VT	IBUF	AC14
IRQ4		I, 5VT	IBUF	AE15
IRQ5		I, 5VT	IBUF	AE13
IRQ6		I, 5VT	IBUF	AF14
IRQ7		I, 5VT	IBUF	AD14
IRQ8#		I, 5VT	IBUF	AE14
IRQ9		I, 5VT	IBUF	AE5
IRQ10		I, 5VT	IBUF	AE16
IRQ11		I, 5VT	IBUF	AF18
IRQ12		I, 5VT	IBUF	AF17
IRQ13		I, 5VT	IBUF	R23
IRQ14		I, 5VT	IBUF	AC17
IRQ15		I, 5VT	IBUF	AD17
ISACLK		0	16 mA	AD6
KBROMCS#		0	4 mA	AE4
LOCK#		I/O, t/s, 5VT	PCI	C22
MEMCS16#		I/O, OD, 5VT	8 mA	AC15
MEMR#		I/O (PU), 5VT	8 mA	AE19
MEMW#		I/O (PU), 5VT	8 mA	AF20
NC				AA3
NC				AB1
NC				AB2
NC				AB3
NC				AC1
NC				AC2
NC				AC3
NC				AD1
NC NC				AD2 AD3
NC NC				AE1
NC NC				AE2
NC NC				AF1
NC NC				AF2
NC NC				D2
NC NC				W2
NC		 I, 5VT	IBUF	Y3
_	OVER_CUR#			W3
PAR		I/O, t/s, 5VT	PCI	A21
PC_BEEP		0	4 mA	V3
PCICLK		ı	smt	J26
PCI_RST#		0	16 mA	C14

Table 2-3. 352 TBGA Pin Assignments - Sorted Alphabetically by Signal Name (Continued)

Signal Nan	GA FIII ASS			
Limited ISA Mode			Buffer Type (Note 2)	Pin No.
PCLK	•	I	smt	A13
PERR#		I/O, t/s, 5VT	PCI	B22
PIXEL0		1	IBUF	A1
PIXEL1		I	IBUF	A2
PIXEL2		I	IBUF	А3
PIXEL3		I	IBUF	C4
PIXEL4		I	IBUF	В3
PIXEL5		I	IBUF	В4
PIXEL6		I	IBUF	D5
PIXEL7		I	IBUF	A4
PIXEL8		I	IBUF	B6
PIXEL9		I	IBUF	D6
PIXEL10		I	IBUF	A5
PIXEL11		I	IBUF	C5
PIXEL12		I	IBUF	A7
PIXEL13		I	IBUF	D7
PIXEL14		I	IBUF	C7
PIXEL15		I	IBUF	B8
PIXEL16		I	IBUF	A8
PIXEL17		ı	IBUF	C8
PIXEL18		ı	IBUF	B9
PIXEL19		ı	IBUF	A9
PIXEL20		ı	IBUF	D9
PIXEL21		i	IBUF	C9
PIXEL22		ı	IBUF	B11
PIXEL23		i	IBUF	C10
PLLAGD		I, Analog		N25
PLLAGS		I, Analog		N24
PLLDGN		I, Analog		N26
PLLDVD		I, Analog		M23
PLLLP		I, Analog		N23
PLLRO		I, Analog		M26
PLLVAA				M25
		I, Analog	IBUF	K24
POR#		0	4 mA	V4
PSERIAL		ı	IBUF	
				L26
REQ#	CDO	O, 5VT	PCI	J25
SA0/SD0	SD0	I/O (PU), 5VT	8 mA	AE9
SA1/SD1	SD1	I/O (PU), 5VT	8 mA	AE6
SA2/SD2	SD2	I/O (PU), 5VT	8 mA	AD9
SA3/SD3	SD3	I/O (PU), 5VT	8 mA	AC6
SA4/SD4	SD4	I/O (PU), 5VT	8 mA	AF6
SA5/SD5	SD5	I/O (PU), 5VT	8 mA	AD5
SA6/SD6	SD6	I/O (PU), 5VT	8 mA	AF5
SA7/SD7	SD7	I/O (PU), 5VT	8 mA	AF4
SA8/SD8	SD8	I/O (PU), 5VT	8 mA	AF19
SA9/SD9	SD9	I/O (PU), 5VT	8 mA	AD19
SA10/SD10	SD10	I/O (PU), 5VT	8 mA	AC20
SA11/SD11	SD11	I/O (PU), 5VT	8 mA	AF21
SA12/SD12	SD12	I/O (PU), 5VT	8 mA	AE21
SA13/SD13	SD13	I/O (PU), 5VT	8 mA	AE22

Signal Nar				
Limited ISA Mode			Buffer Type (Note 2)	Pin No.
SA14/SD14	SD14	I/O (PU), 5VT	8 mA	AD24
SA15/SD15	SD15	I/O (PU), 5VT	8 mA	AE25
SA16		I/O (PU), 5VT	8 mA	AD11
SA17		I/O (PU), 5VT	8 mA	AF12
SA18		I/O (PU), 5VT	8 mA	AE11
SA19		I/O (PU), 5VT	8 mA	AD10
SA_LATCH	SA_DIR	0	4 mA	AD15
SBHE#	•	I/O (PU), 5VT	8 mA	AE17
SDATA_IN		I, 5VT	IBUF	U4
SDATA_OUT		0	4 mA	V1
SERR#		I/O, OD, 5VT	PCI	A22
SMEMR#/RTCALE		0	4 mA	AD4
SMEMW#/RTCCS#		0	4 mA	AF3
SMI#		I/O	4 mA	P25
STOP#		I/O, t/s, 5VT	PCI	E26
SUSP#		0	4 mA	K26
SUSPA#		I	IBUF	L25
SUSP 3V		I/O	4 mA	L24
SYNC		0	4 mA	U3
TC		0	8 mA	AF15
TEST		ı	IBUF	D3
TRDY#			PCI	B23
TVCLK		I/O, t/s, 5VT	4 mA	B2
USBCLK		1, 541	smt	W1
VDD		PWR		D10
VDD		PWR		D17
VDD		PWR		AB4
VDD		PWR		AC10
VDD		PWR		AC10
VDD		PWR		AD16
VDD		PWR		AD16
VDD		PWR		C19
		PWR		
VDD				C24
VDD		PWR		C3
VDD		PWR		D21
VDD		PWR		F24
VDD		PWR		F4
VDD		PWR		H24
VDD		PWR PWR		L23
	VDD			L4
VDD	PWR		T23	
VDD	PWR		U2	
VDD	PWR		Y23	
VID_CLK	l	smt	A6	
VID_DATA0	l	IBUF	A11	
VID_DATA1	l	IBUF	C13	
VID_DATA2	l	IBUF	B13	
VID_DATA3		ļ	IBUF	C11
VID_DATA4		l	IBUF	D11
VID_DATA5		l	IBUF	A12
VID_DATA6		l	IBUF	B12

Table 2-3. 352 TBGA Pin Assignments - Sorted Alphabetically by Signal Name (Continued)

Signal Name				
Limited ISA Mode	ISA Master Mode	Pin Type (Note 1)	Buffer Type (Note 2)	Pin No.
VID_DATA7	•	1	IBUF	C12
VID_RDY		0	8 mA	B10
VID_VAL		1	IBUF	B7
VREF		I, Analog		T1
VSS		GND		D12
VSS		GND		D13
VSS		GND		D16
VSS		GND		AA23
VSS		GND		AA4
VSS		GND		AC12
VSS		GND		AC13
VSS		GND		AC16
VSS	VSS			AC18
VSS		GND		AC23
VSS		GND		AC4
VSS		GND		AC5
VSS		GND		AC9
VSS		GND		AD20
VSS		GND		C18
VSS		GND		C21
VSS		GND		D19
VSS		GND		D20
VSS		GND		D22
VSS	VSS			D23
VSS		GND		D4
VSS		GND		D8
VSS		GND		E23
VSS		GND		E4
VSS		GND		F23
VSS		GND		G23

Signal Name			D #	
Limited ISA Mode	ISA Master Mode	Pin Type (Note 1)	Buffer Type (Note 2)	Pin No.
VSS		GND		H23
VSS		GND		H4
VSS		GND		J23
VSS		GND		K23
VSS		GND		K4
VSS		GND		M24
VSS		GND		МЗ
VSS		GND		N3
VSS		GND		P23
VSS	VSS			V23
VSS		GND		W23
VSS	VSS			W4
VSS		GND		Y4
VSYNC		I	IBUF	B5
VSYNC_OUT	VSYNC_OUT		16 mA	N2
ZEROWS#		I, 5VT	IBUF	AF10

Notes: 1) See Table 2-1 on page 13 for pin type definitions.

2) See Table 5-6 "DC Characteristics (at Recommended Operating Conditions)" on page 228 for more information. IBUF refers to input buffer.

### 2.2 SIGNAL DESCRIPTIONS

### 2.2.1 Reset Interface

Signal Name	Pin No.	Туре	Description
PCI_RST#	C14	0	PCI Reset
			PCI_RST# resets the PCI bus and is asserted while POR# is asserted, and for approximately 9 ms following the deassertion of POR#.
POR#	K24	I	Power On Reset
		smt	POR# is the system reset signal generated from the power supply to indicate that the system should be reset.
CPU_RST	K25	0	CPU Reset
			CPU_RST resets the CPU and is asserted while POR# is asserted, and for approximately 9 ms following the deassertion of POR#.

### 2.2.2 Clock Interface

Signal Name	Pin No.	Туре	Description
PCICLK	J26	Ι	PCI Clock
			The PCI clock is used to drive most circuitry of the CS5530.
TVCLK	B2	- 1	Television Clock
		5VT	The TVCLK is an input from a digital NTSC/PAL converter which is optionally re-driven back out onto the DCLK signal under software program control. This is only used if interfacing to a compatible digital NTSC/PAL encoder device.
DCLK	A10	0	DOT Clock
			DOT clock is generated by the CS5530 and typically connects to the processor to create the video pixel clock. The minimum frequency of DCLK is 10 MHz and the maximum is 200 MHz.
ISACLK	AD6	0	ISA Bus Clock
			ISACLK is derived from PCICLK and is typically programmed for approximately 8 MHz. F0 Index 50h[2:0] is used to program the ISA clock divisor.
CLK_14MHZ	P24	I	14.31818 MHz Clock
			DOT clock (DCLK) is derived from this clock.
USBCLK	W1	I	USBCLK
			This input is used as the clock source for the USB. In this mode, a 48 MHz clock source input is required.
CLK_32K	AE3	I/O	32KHz Clock
		5VT	CLK_32K is a 32.768 KHz clock used to generate reset signals, as well as to maintain power management functionality. It should be active when power is applied to the CS5530.
			CLK_32K can be an input or an output. As an output CLK_32K is internally derived from CLK_14MHZ. F0 Index 44h[5:4] are used to program this pin.

### 2.2.3 CPU Interface

Signal Name	Pin No.	Туре	Description
INTR	P26	0	CPU Interrupt Request
	Strap Option Pin		INTR is the level output from the integrated 8259 PICs and is asserted if an unmasked interrupt request ( $IRQ_n$ ) is sampled active.
	1 ""	1	Strap Option Select Pin
			Pin P26 is a strap option select pin. It is used to select whether the CS5530 operates in Limited ISA or ISA Master mode.
			ISA Limited Mode—Strap pin P26 low through a 10-kohm resistor. ISA Master Mode—Strap pin P26 high through a 10-kohm resistor.
SMI#	P25	I/O	System Management Interrupt
			SMI# is a level-sensitive interrupt to the CPU that can be configured to assert on a number of different system events. After an SMI# assertion, System Management Mode (SMM) is entered, and program execution begins at the base of SMM address space.
			Once asserted, SMI# remains active until all SMI sources are cleared.
IRQ13	R23	1	IRQ13
		5VT	IRQ13 is an input from the processor indicating that a floating point error was detected and that INTR should be asserted.
PSERIAL	L26	I	Power Management Serial Interface
			PSERIAL is the unidirectional serial data link between the GXLV processor and the CS5530. An 8-bit serial data packet carries status on power management events within the CPU. Data is clocked synchronous to the PCICLK input clock.
SUSP#	K26	0	CPU Suspend
			SUSP# asserted requests that the processor enter Suspend mode and assert SUSPA# after completion. The SUSP# pin is deasserted after detecting any Speedup or Resume event. If the SUSP#/SUSPA# handshake is configured as a system 3 Volt Suspend, the deassertion of SUSP# is delayed to allow the system clock chip and the processor to stabilize.
			The SUSP#/SUSPA# handshake occurs as a result of a write to the Suspend Notebook Command Register (F0 Index AFh), or an expiration of the Suspend Modulation OFF Count Register (F0 Index 94h) when Suspend Modulation is enabled. Suspend Modulation is enabled via F0 Index 96h[0].
SUSPA#	L25	ı	CPU Suspend Acknowledge
			SUSPA# is a level input from the processor. When asserted it indicates the CPU is in Suspend mode as a result of SUSP# assertion or execution of a HALT instruction.

### 2.2.3 CPU Interface (Continued)

Signal Name	Pin No.	Туре	Description
SUSP_3V	L24	I/O	Suspend 3 Volt Active
			SUSP_3V can be connected to the output enable (OE) of a clock synthesis or buffer chip to stop the clocks to the system. SUSP_3V is asserted on any write to Suspend Notebook Command Register (F0 Index AFh) with bit 0 set in the Clock Stop Control Register (F0 Index BCh). SUSP_3V is only asserted after the SUSP#/SUSPA# handshake.
			As an input, SUSP_3V is sampled during power-on-reset to determine the inactive state. This allows the system designer to match the active state of SUSP_3V to the inactive state for a clock driver output enabled with a pull-up/down 10-kohm resistor. If pulled down, SUSP_3V is active high. If pulled up, SUSP_3V is active low.

### 2.2.4 PCI Interface

Cianal Nama	Pin No.	Tymo	Description
Signal Name	-	Туре	Description
AD[31:0]	Refer	I/O	PCI Address/Data
	to Table 2-3	t/s 5VT	AD[31:0] is a physical address during the first clock of a PCI transaction; it is the data during subsequent clocks.
			When the CS5530 is a PCI master, AD[31:0] are outputs during the address and write data phases, and are inputs during the read data phase of a transaction.
			When the CS5530 is a PCI slave, AD[31:0] are inputs during the address and write data phases, and are outputs during the read data phase of a transaction.
C/BE[3:0]#	D26,	I/O	PCI Bus Command and Byte Enables
	A24, B21, B18	t/s 5VT	During the address phase of a PCI transaction, C/BE[3:0]# defines the bus command. During the data phase of a transaction, C/BE[3:0]# are the data byte enables.
			C/BE[3:0]# are outputs when the CS5530 is a PCI master and are inputs when it is a PCI slave.
INTA#,	A14,	I	PCI Interrupt Pins
INTB#, INTC#, INTD#	D15, C15, B14	5VT	The CS5530 provides inputs for the optional "level-sensitive" PCI interrupts (also known in industry terms as PIRQx#). These interrupts may be mapped to IRQs of the internal 8259s using PCI Interrupt Steering Registers 1 and 2 (F0 Index 5Ch and 5Dh).
			The USB controller uses INTA# as its output signal. Refer to PCIUSB Index 3Dh.
REQ#	J25	0	PCI Bus Request
		5VT	The CS5530 asserts REQ# in response to a DMA request or ISA master request to gain ownership of the PCI bus. The REQ# and GNT# signals are used to arbitrate for the PCI bus.
			REQ# should connect to the REQ0# of the GXLV processor and function as the highest-priority PCI master.

### 2.2.4 PCI Interface (Continued)

Signal Name	Pin No.	Туре	Description
GNT#	D24	I 5VT	PCI Bus Grant
			GNT# is asserted by an arbiter that indicates to the CS5530 that access to the PCI bus has been granted.
			GNT# should connect to GNT0# of the GXLV processor and function as the highest-priority PCI master.
HOLD_REQ#	H26	0	PCI Bus Hold Request
	Strap Option		This pin's function as HOLD_REQ# is no longer applicable.
	Pin	1	Strap Option Select Pin
		5VT	Pin H26 is a strap option select pin. It allows selection of which address bits are used as the IDSEL.
			Strap pin H26 low: IDSEL = AD28 (Chipset Register Space) and AD29 (USB Register Space)
			Strap pin H26 high: IDSEL = AD26 (Chipset Register Space) and AD27 (USB Register Space)
FRAME#	C23	I/O	PCI Cycle Frame
		t/s 5VT	FRAME# is asserted to indicate the start and duration of a transaction. It is deasserted on the final data phase.
			FRAME# is an input when the CS5530 is a PCI slave.
IRDY#	B24	I/O	PCI Initiator Ready
		t/s 5VT	IRDY# is driven by the master to indicate valid data on a write transaction, or that it is ready to receive data on a read transaction.
			When the CS5530 is a PCI slave, IRDY# is an input that can delay the beginning of a write transaction or the completion of a read transaction.
			Wait cycles are inserted until both IRDY# and TRDY# are asserted together.
TRDY#	B23	I/O	PCI Target Ready
		t/s 5VT	TRDY# is asserted by a PCI slave to indicate it is ready to complete the current data transfer.
			TRDY# is an input that indicates a PCI slave has driven valid data on a read or a PCI slave is ready to accept data from the CS5530 on a write.
			TRDY# is an output that indicates the CS5530 has placed valid data on AD[31:0] during a read or is ready to accept the data from a PCI master on a write.
			Wait cycles are inserted until both IRDY# and TRDY# are asserted together.
STOP#	E26	I/O	PCI Stop
		t/s 5VT	As an input, STOP# indicates that a PCI slave wants to terminate the current transfer. The transfer will either be aborted or retried. STOP# is also used to end a burst.
			As an output, STOP# is asserted with TRDY# to indicate a target disconnect, or without TRDY# to indicate a target retry. The CS5530 will assert STOP# during any cache line crossings if in single transfer DMA mode or if busy.

### 2.2.4 PCI Interface (Continued)

Signal Name	Pin No.	Туре	Description
LOCK#	C22	I/O	PCI Lock
		t/s 5VT	LOCK# indicates an atomic operation that may require multiple transactions to complete.
			If the CS5530 is currently the target of a LOCKed transaction, any other PCI master request with the CS5530 as the target is forced to retry the transfer.
			The CS5530 does not generate LOCKed transactions.
DEVSEL#	A23	I/O	PCI Device Select
		t/s 5VT	DEVSEL# is asserted by a PCI slave, to indicate to a PCI master and subtractive decoder that it is the target of the current transaction.
			As an input, DEVSEL# indicates a PCI slave has responded to the current address.
			As an output, DEVSEL# is asserted one cycle after the assertion of FRAME# and remains asserted to the end of a transaction as the result of a positive decode. DEVSEL# is asserted four cycles after the assertion of FRAME# if DEVSEL# has not been asserted by another PCI device when the CS5530 is programmed to be the subtractive decode agent. The subtractive decode sample point is configured in F0 Index 41h[2:1]. Subtractive decode cycles are passed to the ISA bus.
PAR	A21	I/O	PCI Parity
		t/s 5VT	PAR is the parity signal driven to maintain even parity across AD[31:0] and C/BE[3:0]#.
			The CS5530 drives PAR one clock after the address phase and one clock after each completed data phase of write transactions as a PCI master. It also drives PAR one clock after each completed data phase of read transactions as a PCI slave.
PERR#	B22	I/O	PCI Parity Error
		t/s 5VT	PERR# is pulsed by a PCI device to indicate that a parity error was detected. If a parity error was detected, PERR# is asserted by a PCI slave during a write data phase and by a PCI master during a read data phase.
			When the CS5530 is a PCI master, PERR# is an output during read transfers and an input during write transfers. When the CS5530 is a PCI slave, PERR# is an input during read transfers and an output during write transfers.
			Parity detection is enabled through F0 Index 04h[6]. An NMI is generated if I/O Port 061h[2] is set. PERR# can assert SERR# if F0 Index 41h[5] is set.
SERR#	A22	I/O	PCI System Error
		OD 5VT	SERR# is pulsed by a PCI device to indicate an address parity error, data parity error on a special cycle command, or other fatal system errors.
			SERR# is an open-drain output reporting an error condition, and an input indicating that the CS5530 should generate an NMI. As an input, SERR# is asserted for a single clock by the slave reporting the error.
			System error detection is enabled with F0 Index 04h[8]. An NMI is generated if I/O Port 061h[2] is set. PERR# can assert SERR# if F0 Index 41h[5] is set.

### 2.2.5 ISA Bus Interface

Signal Name	Pin No.	Туре	Description
SA_LATCH/ SA_DIR	AD15	0	Limited ISA Mode: System Address Latch
			This signal is used to latch the destination address, which is multiplexed on bits [15:0] of the SA/SD bus.
			ISA Master Mode: System Address Direction
			Controls the direction of the external 5.0V tolerant transceiver on bits [15:0] of the SA bus. When low, the SA bus is driven out. When high, the SA bus is driven into the CS5530 by the external transceiver.
SA_OE#/	НЗ	0	Limited ISA Mode: Flat Panel Data Port Line 16
FP_DATA16			Refer to Section 2.2.11 "Display Interface" on page 34 for this signal's definition.
		0	ISA Master Mode: System Address Transceiver Output Enable
			Enables the external transceiver on bits [15:0] of the SA bus.
MASTER#/	F3	0	Limited ISA Mode: Flat Panel Data Port Line 17
FP_DATA17			Refer to Section 2.2.11 "Display Interface" on page 34 for this signal's definition.
		I	ISA Master Mode: Master
			The MASTER# input asserted indicates an ISA bus master is driving the ISA bus.
SA23/GPIO7	AF23	I/O	Limited ISA Mode: System Address Bus Lines 23 through 20 or
SA22/GPIO6	AE23	5VT	General Purpose I/Os 7 through 4
SA21/GPIO5 SA20/GPIO4	AC21 AD22		These pins can function either as the upper four bits of the SA bus or as general purpose I/Os. Programming is done through F0 Index 43h, bits 6 and 2.
			Refer to Section 2.2.9 "Game Port and General Purpose I/O Interface" on page 32 for further details when used as GPIOs.
			ISA Master Mode: System Address Bus Lines 23 through 20
			The pins function only as the four MSB (most significant bits) of the SA bus.
SA[19:16]	AD10,	I/O	System Address Bus Lines 19 through 16
	AE11, AF12, AD11	PU 5VT	Refer to SA[15:0] signal description.
SA[15:0]/SD[15:0]	Refer	I/O	Limited ISA Mode: System Address Bus / System Data Bus
	to Table 2-3	able 5VT	This bus carries both the addresses and data for all ISA cycles. Initially, the address is placed on the bus and then SA_LATCH is asserted for external latches to latch the address. At some time later, the data is put on the bus, for a read, or the bus direction is changed to an input, for a write.
			Pins designated as SA/SD[15:0] are internally connected to a 20-kohm pull-up resistor.
			ISA Master Mode: System Data Bus
			These pins perform only as SD[15:0] and pins FP_DATA[15:0] take on the functions of SA[15:0].
			Pins designated as SA/SD[15:0] are internally connected to a 20-kohm pull-up resistor.

### 2.2.5 ISA Bus Interface (Continued)

Signal Name	Pin No.	Туре	Description
SMEMW#/	E1	0	Limited ISA Mode: Flat Panel Horizontal Sync Output
FP_HSYNC_OUT			Refer to Section 2.2.11 "Display Interface" on page 34 for this signal's definition.
			Note that if Limited ISA Mode of operation is selected, SMEMW# is available on pin AF3 (multiplexed with RTCCS#).
			ISA Master Mode: System Memory Write
			SMEMW# is asserted for any memory write accesses below 1 MB. It enables 8-bit memory slaves to decode the memory address on SA[19:0].
SMEMR#/	E3	0	Limited ISA Mode: Flat Panel Vertical Sync Output
FP_VSYNC_OUT			Refer to Section 2.2.11 "Display Interface" on page 34 for this signal's definition.
			Note that if Limited ISA Mode of operation is selected, SMEMR# is available on pin AD4 (multiplexed with RTCALE).
			ISA Master Mode: System Memory Read
			SMEMR# is asserted for memory read accesses below 1 MB. It enables 8-bit memory slaves to decode the memory address on SA[19:0].
SMEMW#/	AF3	0	System Memory Write / Real-Time Clock Chip Select
RTCCS#			If Limited ISA Mode of operation has been selected, then SMEMW# can be output on this pin. SMEMW# is asserted for any memory write accesses below 1 MB. It enables 8-bit memory slaves to decode the memory address on SA[19:0].
			RTCCS# is a chip select to an external real-time clock chip. This signal is activated on reads or writes to I/O Port 071h
			Function selection is made through F0 Index 53h[2]: 0 = SMEMW#, 1 = RTCCS#.
SMEMR#/	AD4	0	System Memory Read / Real-Time Clock Address Latch Enable
RTCALE			If Limited ISA Mode of operation has been selected, then SMEMR# can be output on this pin. SMEMR# is asserted for memory read accesses below 1 MB. It enables 8-bit memory slaves to decode the memory address on SA[19:0].
			RTCALE is a signal telling an external real-time clock chip to latch the address, which is on the SD bus.
			Function selection is made through F0 Index 53h[2]: 0 = SMEMR#, 1 = RTCALE.
SBHE#	AE17	I/O	System Bus High Enable
		PU 5VT	The CS5530 or ISA master asserts SBHE# to indicate that SD[15:8] will be used to transfer a byte at an odd address.
			SBHE# is an output during non-ISA master DMA operations. It is driven as the inversion of AD0 during 8-bit DMA cycles. It is forced low for all 16-bit DMA cycles.
			SBHE# is an input during ISA master operations.
			This pin is internally connected to a 20-kohm pull-up resistor.
BALE	AF9	0	Buffered Address Latch Enable
			BALE indicates when SA[23:0] and SBHE# are valid and may be latched. For DMA transfers, BALE remains asserted until the transfer is complete.

### 2.2.5 ISA Bus Interface (Continued)

Signal Name	Pin No.	Туре	Description
IOCHRDY	AF11	I/O	I/O Channel Ready
		OD 5VT	IOCHRDY deasserted indicates that an ISA slave requires additional wait states.
			When the CS5530 is an ISA slave, IOCHRDY is an output indicating additional wait states are required.
ZEROWS#	AF10	I	Zero Wait States
		5VT	ZEROWS# asserted indicates that an ISA 8- or 16-bit memory slave can shorten the current cycle. The CS5530 samples this signal in the phase after BALE is asserted. If asserted, it shortens 8-bit cycles to three ISACLKs and 16-bit cycles to two ISACLKs.
IOCS16#	AF16	I	I/O Chip Select 16
		5VT	IOCS16# is asserted by 16-bit ISA I/O devices based on an asynchronous decode of SA[15:0] to indicate that SD[15:0] will be used to transfer data.
			Note: 8-bit ISA I/O devices only use SD[7:0].
IOR#	AE12	I/O	I/O Read
		PU 5VT	IOR# is asserted to request an ISA I/O slave to drive data onto the data bus.
			This pin is internally connected to a 20-kohm pull-up resistor.
IOW#	AC11	I/O	I/O Write
		PU 5VT	IOW# is asserted to request an ISA I/O slave to accept data from the data bus.
			This pin is internally connected to a 20-kohm pull-up resistor.
MEMCS16#	AC15	I/O	Memory Chip Select 16
		OD 5VT	MEMCS16# is asserted by 16-bit ISA memory devices based on an asynchronous decode of SA[23:17] to indicate that SD[15:0] will be used to transfer data.
			Note: 8-bit ISA memory devices only use SD[7:0].
MEMR#	AE19	I/O	Memory Read
		PU 5VT	MEMR# is asserted for any memory read accesses. It enables 16-bit memory slaves to decode the memory address on SA[23:0].
			This pin is internally connected to a 20-kohm pull-up resistor.
MEMW#	AF20	I/O	Memory Write
		PU 5VT	MEMW# is asserted for any memory write accesses. It enables 16-bit memory slaves to decode the memory address on SA[23:0].
			This pin is internally connected to a 20-kohm pull-up resistor.
AEN	AE8	0	Address Enable
			AEN asserted indicates that a DMA transfer is in progress, informing I/O devices to ignore the I/O cycle.
IRQ[15:14], [12:9],	Refer		ISA Bus Interrupt Request
[7:3], 1	to Table 2-3	5VT	IRQ inputs indicate ISA devices or other devices requesting a CPU interrupt service.
IRQ8#	AE14	1	Real-Time Clock Interrupt
		5VT	IRQ8# is the (active-low) interrupt that can come from the external RTC chip and indicates a date/time update has completed.

### 2.2.5 ISA Bus Interface (Continued)

Signal Name	Pin No.	Туре	Description
DRQ[7:5], DRQ[3:0]	Refer to Table 2-3	I 5VT	DMA Request - Channels [7:5], [3:0]  DRQ inputs are asserted by ISA DMA devices to request a DMA transfer.  The request must remain asserted until the corresponding DACK is asserted.
DACK[7:5]#, DACK[3:0]#	Refer to Table 2-3	0	DMA Acknowledge - Channels [7:5], [3:0]  DACK outputs are asserted to indicate when a DRQ is granted and the start of a DMA cycle.
TC	AF15	0	Terminal Count TC signals the final data transfer of a DMA transfer.

### 2.2.6 ROM Interface

Signal Name	Pin No.	Туре	Description
KBROMCS#	AE4	0	Keyboard/ROM Chip Select
			KBROMCS# is the enable pin for the BIOS ROM and for the keyboard controller. For ROM accesses, KBROMCS# is asserted for ISA memory accesses programmed at F0 Index 52h[2:0].
			For keyboard controller accesses, KBROMCS# is asserted for I/O accesses to I/O Ports 060h, 062h, 064h, and 066h.

### 2.2.7 IDE Interface

Signal Name	Pin No.	Туре	Description
IDE_RST#	W25	0	IDE Reset
			This signal resets all the devices that are attached to the IDE interface.
IDE_ADDR[2:0]	W24,	0	IDE Address Bits
	U26, U25		These address bits are used to access a register or data port in a device on the IDE bus.
IDE_DATA[15:0]	Refer	I/O	IDE Data Lines
	to Table 2-3	5VT	IDE_DATA[15:0] transfers data to/from the IDE devices.
IDE_IOR0#	R26	0	IDE I/O Read for Channels 0 and 1
IDE_IOR1#	R25	0	IDE_IOR0# is the read signal for Channel 0, and IDE_IOR1# is the read signal for Channel 1. Each signal is asserted on read accesses to the corresponding IDE port addresses.
			When in Ultra DMA/33 mode, these signals are redefined: Read Cycle — DMARDY0# and DMARDY1# Write Cycle — STROBE0 and STROBE1
IDE_IOW0#	R24	0	IDE I/O Write for Channels 0 and 1
IDE_IOW1#	T25	0	IDE_IOW0# is the write signal for Channel 0, and IDE_IOW1# is the read signal for Channel 1. Each signal is asserted on write accesses to corresponding the IDE port addresses.
			When in Ultra DMA/33 mode, these signals are redefined: Read Cycle — STOP0 and STOP1 Write Cycle — STOP0 and STOP1
IDE_CS0#	V26	0	IDE Chip Selects
IDE_CS1#	Y26	0	The chip select signals are used to select the command block registers in an IDE device.
IDE_IORDY0	AD25	I	I/O Ready Channels 0 and 1
		5VT	When deasserted, these signals extend the transfer cycle of any host reg-
IDE_IORDY1	AE26	l 5VT	ister access when the device is not ready to respond to the data transfer request.
			When in Ultra DMA/33 mode, these signals are redefined: Read Cycle — STROBE0 and STROBE1 Write Cycle — DMARDY0# and DMARDY1#
IDE_DREQ0	AD26	I	DMA Request Channels 0 and 1
		5VT	The DREQ is used to request a DMA transfer from the CS5530. The
IDE_DREQ1	AC24	I 5VT	direction of the transfers are determined by the IDE_IOR/IOW signals.
IDE_DACK0#	T26	0	DMA Acknowledge Channels 0 and 1
IDE_DACK1#	T24	0	The DACK# acknowledges the DREQ request to initiate DMA transfers.

### 2.2.8 USB Interface

Signal Name	Pin No.	Туре	Description
POWER_EN	V4	0	Power Enable
			This pin enables the power to a self-powered USB hub.
OVER_CUR#	W3	I	Over Current
		5VT	This pin indicates the USB hub has detected an overcurrent on the USB.
D+_PORT1	Y2	I/O	USB Port 1 Data Positive
			This pin is the Universal Serial Bus Data Positive for port 1.
DPORT1	Y1	I/O	USB Port 1 Data Minus
			This pin is the Universal Serial Bus Data Minus for port 1.
D+_PORT2	AA2	I/O	USB Port 2 Data Positive
			This pin is the Universal Serial Bus Data Positive for port 2.
DPORT2	AA1	I/O	USB Port 2 Data Minus
			This pin is the Universal Serial Bus Data Minus for port 2.

### 2.2.9 Game Port and General Purpose I/O Interface

Signal Name	Pin No.	Туре	Description
GPORT_CS#	AD21	0	Game Port Chip Select
			GPORT_CS# is asserted upon any I/O reads or I/O writes to I/O Port 200h and 201h.
GPCS#	AF26	0	General Purpose Chip Select
			GPCS# is asserted upon any I/O access that matches the I/O address in the General Purpose Chip Select Base Address Register (F0 Index 70h) and the conditions set in the General Purpose Chip Select Control Register (F0 Index 72h).
GPIO7/SA23	AF23	I/O	Limited ISA Mode: General Purpose I/Os 7 through 4 or
GPIO6/SA22	AE23	5VT	System Address Bus Lines 23 through 20
GPIO5/SA21	AC21		These pins can function either as general purpose I/Os or as the upper four bits of the SA bus. Selection is done through F0 Index 43h[6,2].
GPIO4/SA20	AD22		Refer to GPIO[3:2] signal description for GPIO function description.
			ISA Master Mode: System Address Bus Lines 23 through 20
			These pins function as the four MSB (most significant bits) of the SA bus.
GPIO3	AF24	I/O	General Purpose I/Os 3 and 2
		5VT	GPIOs can be programmed to operate as inputs or outputs via F0 Index
GPIO2	AF25	I/O 5VT	90h. As an input, the GPIO can be configured to generate an external SMI. Additional configuration can select if the SMI# is generated on the rising or falling edge. GPIO external SMI generation/edge selection is done in F0 Index 92h and 97h.

### 2.2.9 Game Port and General Purpose I/O Interface (Continued)

Signal Name	Pin No.	Туре	Description
GPIO1/	AE24	I/O 5VT	General Purpose I/O 1 or Serial Data Input 2
SDATA_IN2			This pin can function either as a general purpose I/O or as a second serial data input pin if two codecs are used in the system.
			In order for this pin to function as SDATA_IN2, it must first be configured as an input (F0 Index 90h[1] = 0). Then setting F3BAR+Memory Offset 08h[21] = 1 selects the pin to function as SDATA_IN2.
			Refer to GPIO[3:2] signal description for GPIO function description.
GPIO0 AC	AC22	I/O 5VT	General Purpose I/O 0
			Refer to GPIO[3:2] signal description for GPIO function description.

### 2.2.10 Audio Interface

Signal Name	Pin No.	Туре	Description
BIT_CLK	V2	I	Audio Bit Clock
		5VT	The serial bit clock from the codec.
SDATA_OUT	V1	0	Serial Data I/O
			This output transmits audio serial data to the codec.
SDATA_IN	U4	I	Serial Data Input
		5VT	This input receives serial data from the codec.
SYNC	U3	0	Serial Bus Synchronization
			This bit is asserted to synchronize the transfer of data between the CS5530 and the AC97 codec
PC_BEEP	V3	0	PC Beep
			Legacy PC/AT speaker output.

### 2.2.11 Display Interface

Signal Name	Pin No.	Туре	Description
Pixel Port			
PCLK	A13	I	Pixel Clock
			This clock is used to sample data on the PIXEL input port. It runs at the graphics DOT clock (DCLK) rate.
PIXEL[23:0]	Refer	I	Pixel Data Port
	to Table 2-3		This is the input pixel data from the processor's display controller. If F4BAR+Memory Offset 00h[29] is reset, the data is sent in RGB 8:8:8 format. Otherwise, the pixel data is sent in RGB 5:6:5 format which has been dithered by the processor. The other eight bits are used in conjunction with VID_DATA[7:0] to provide 16-bit video data. This bus is sampled by the PCLK input.
ENA_DISP	B1	1	Display Enable Input
			This signal qualifies active data on the pixel input port. It is used to qualify active pixel data for all display modes and configurations and is not specific to flat panel display.
Display CRT			
HSYNC	C6	1	Horizontal Sync Input
			This is the CRT horizontal sync input from the processor's display controller. It is used to indicate the start of a new video line. This signal is pipelined for the appropriate number of clock stages to remain in sync with the pixel data. A separate output (HSYNC_OUT) is provided to re-drive the CRT and flat panel interfaces.
HSYNC_OUT	N1	0	Horizontal Sync Output
			This is the horizontal sync output to the CRT. It represents a delayed version of the input horizontal sync signal with the appropriate pipeline delay relative to the pixel data. The pipeline delay and polarity of this signal are programmable.
VSYNC	B5	I	Vertical Sync Input
			This is the CRT vertical sync input from the processor's display controller. It is used to indicate the start of a new frame. This signal is pipelined for the appropriate number of clock stages to remain in sync with the pixel data. A separate output (VSYNC_OUT) is provided to re-drive the CRT and flat panel interfaces.
VSYNC_OUT	N2	0	Vertical Sync Output
			This is the vertical sync output to the CRT. It represents a delayed version of the input vertical sync signal with the appropriate pipeline delay relative to the pixel data. The pipeline delay and polarity of this signal are programmable.
DDC_SCL	M2	0	DDC Serial Clock
			This is the serial clock for the VESA Display Data Channel interface. It is used for monitor communications. The DDC2B standard is supported by this interface.

### 2.2.11 Display Interface (Continued)

Signal Name	Pin No.	Туре	Description
DDC_SDA	M4	I/O	DDC Serial Data
_		5VT	This is the bidirectional serial data signal for the VESA Display Data Channel interface. It is used to monitor communications. The DDC2B standard is supported by this interface.
			The direction of this pin can be configured through F4BAR+Memory Offset 04h[24]: 0 = Input; 1 = Output.
IREF	R3	I Analog	VDAC Current Reference Input
(Video DAC)			Connect a 732 ohm resistor between this pin and AVSS (analog ground for Video DAC).
VREF	T1	I Analog	VDAC Voltage Reference Output
(Video DAC)			Unused DAC output. Connect a 0.1 $\mu$ F capacitor between this pin and AVSS (analog ground for Video DAC).
EXTVREFIN	T2	1	External Voltage Reference Pin
(Video DAC)		Analog	When using an external voltage reference, connect this pin to a 1.235V voltage reference.
AVDD1 (DAC)	U1	ı	Analog Power for Video DAC
AVDD2 (VREF)	Т3	Analog	These pins provide power to the analog portions of the Video DAC.
AVDD3 (DAC)	N4		
AVSS1 (DAC)	R2	l	Analog Ground for Video DAC
AVSS2 (ICAP)	R4	Analog	These pins provide the ground plane connections to the analog portions of the Video DAC.
AVSS3 (VREF)	T4		of the video DAC.
AVSS4 (ICAP)	P1		
AVSS5 (DAC)	P2		
IOUTR	P3	O Analog	Red DAC Output
(Video DAC)			Red analog output.
IOUTG (Video DAC)	P4	O Analog	Green DAC Output
			Green analog output.
IOUTB (Video DAC)	R1	O Analog	Blue DAC Output
. ,		7 in alog	Blue analog output.
Display TFT/TV		_	
FP_DATA17/	F3	0	Limited ISA Mode: Flat Panel Data Port Line 17
MASTER#			Refer to FP_DATA[15:0] signal description.
		I	ISA Master Mode: Master
			Refer to Section 2.2.5 "ISA Bus Interface" on page 27 for this signal's definition.
FP_DATA16/	НЗ	0	Limited ISA Mode: Flat Panel Data Port Line 16
SA_OE#			Refer to FP_DATA[15:0] signal description.
		0	ISA Master Mode: System Address Transceiver Output Enable
			Refer to Section 2.2.5 "ISA Bus Interface" on page 27 for this signal's definition.

### 2.2.11 Display Interface (Continued)

Signal Name	Pin No.	Туре	Description
FP_DATA[15:0]/ SA[15:0]	Refer	0	Limited ISA Mode: Flat Panel Data Port Lines 15 through 0
	to Table 2-3		This is the data port to an attached active matrix TFT panel. This port may optionally be tied to a DSTN formatter chip, LVDS transmitter, or digital NTSC/PAL encoder.
			F4BAR+Memory Offset 04h[7] enables the flat panel data bus:  0 = FP_DATA[17:0] is forced low  1 = FP_DATA[17:0] is driven based upon power sequence control
		I/O	ISA Master Mode: System Address Bus Lines 15 through 0
			These pins function as SA[15:0] and the pins designated as SA/SD[15:0] function only as SD[15:0].
			Note that SA[19:16] are dedicated address pins and GPIO[7:4] function as SA[23:20] only.
FP_CLK	M1	0	Limited ISA Mode: Flat Panel Clock
			This is the clock for the flat panel interface.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 cannot support TFT flat panels or TV controllers.
FP_CLK_EVEN	L3	0	Limited ISA Mode: Flat Panel Even Clock
			This is an optional output clock for a set of external latches used to demultiplex the flat panel data bus into two channels (odd/even). Typically this would be used to interface to a pair of LVDS transmitters driving an XGA resolution flat panel.
			F4BAR+Memory Offset 04h[12] enables the FP_CLK_EVEN output: 0 = Standard flat panel 1 = XGA flat panel
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
FP_HSYNC	C2	I	Limited ISA Mode: Flat Panel Horizontal Sync Input
			This is the horizontal sync input reference from the processor's display controller. The timing of this signal is independent of the standard (CRT) horizontal sync input to allow a different timing relationship between the flat panel and an attached CRT.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
FP_HSYNC_OUT /SMEMW#	E1	0	Limited ISA Mode: Flat Panel Horizontal Sync Output
			This is the horizontal sync for an attached active matrix TFT flat panel. This represents a delayed version of the input flat panel horizontal sync signal with the appropriate pipeline delay relative to the pixel data.
			ISA Master Mode: System Memory Write
			Refer to Section 2.2.5 "ISA Bus Interface" on page 28 for this signal's definition.

# Signal Definitions (Continued)

# 2.2.11 Display Interface (Continued)

Signal Name	Pin No.	Туре	Description
FP_VSYNC	C1	I	Limited ISA Mode: Flat Panel Vertical Sync Input
			This is the vertical sync input reference from the processor's display controller. The timing of this signal is independent of the standard (CRT) vertical sync input to allow a different timing relationship between the flat panel and an attached CRT.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
FP_VSYNC_OUT	E3	0	Limited ISA Mode: Flat Panel Vertical Sync Output
/SMEMR#			This is the vertical sync for an attached active matrix TFT flat panel. This represents a delayed version of the input flat panel vertical sync signal with the appropriate pipeline delay relative to the pixel data.
			ISA Master Mode: System Memory Read
			Refer to Section 2.2.5 "ISA Bus Interface" on page 28 for this signal's definition.
FP_DISP_	F2	0	Flat Panel Display Enable Output
ENA_OUT			This is the display enable for an attached active matrix TFT flat panel. This signal qualifies active pixel data on the flat panel interface.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
FP_ENA_VDD	L2	0	Flat Panel VDD Enable
			This is the enable signal for the VDD supply to an attached flat panel. It is under the control of power sequence control logic. A transition on bit 6 of the Display Configuration Register (F4BAR+Memory Offset 04h) initiates a power-up/down sequence.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
FP_ENA_BKL	J4	0	Flat Panel Backlight Enable Output
			This is the enable signal for the backlight power supply to an attached flat panel. It is under control of the power sequence control logic.
			ISA Master Mode: No Function
			In the ISA Master mode of operation, the CS5530 can not support TFT flat panels or TV controllers.
Display MPEG			
VID_DATA[7:0]	C12,	I	Video Data Port
	B12, A12, D11, C11, B13, C13,		This is the input data for a video (MPEG) or graphics overlay in its native form. For video overlay, this data is in an interleaved YUV 4:2:2 format. For graphics overlay, the data is in RGB 5:6:5 format. This port operates at the VID_CLK rate.
	A11		

# Signal Definitions (Continued)

# 2.2.11 Display Interface (Continued)

Signal Name	Pin No.	Туре	Description
VID_CLK	A6	I	Video Clock
			This is the clock for the video port. This clock is completely asynchronous to the input pixel clock rate.
VID_VAL	В7	I	Video Valid
			This signal indicates that valid video data is being presented on the VID_DATA input port. If the VID_RDY signal is also asserted, the data will advance.
VID_RDY	B10	0	Video Ready
			This signal indicates that the CS5530 is ready to receive the next piece of video data on the VID_DATA port. If the VID_VAL signal is also asserted, the data will advance.

## 2.2.12 DCLK PLL

Signal Name	Pin No.	Туре	Description
PLLLP	N23	I	Loop Filter Capacitor Connection
		Analog	The loop filter requires an external capacitor (optionally a series resistor may be added) for adjustment of the loop filter response. The PLLLP pin connects this capacitor to the on-chip loop filter.
PLLRO	M26	I	VCO Center Frequency Set Resistor Connection
		Analog	The center frequency of the VCO is set with an external resistor connected between the PLLRO and PLLAGS pins. This resistor sets a constant current that controls the center frequency of the VCO.
PLLAGS	N24	I	Analog Sense Pin for Connection of External Components
		Analog	This pin is used as the return connection for all external components. This includes the ground connection for the loop filter capacitor and the PLLRO resistor.
PLLVAA	M25	I	Analog PLL Power (VDD)
		Analog	PLLVAA is the analog positive rail power connection to the PLL.
PLLAGD	N25	I	Analog PLL Ground (VSS)
		Analog	PLLAGD is the analog ground rail connection to the PLL.
PLLDVD	M23	I	Digital PLL Power (VDD)
		Analog	This pin is the digital VDD power connection for the PLL.
PLLDGN	N26	I	Digital PLL Ground
		Analog	This pin is the digital ground (VSS) connection for the PLL.

# Signal Definitions (Continued)

# 2.2.13 Power, Ground, and Reserved

Signal Name	Pin No.	Туре	Description
VDD	Refer to Table 2-3 (Total of 19)	PWR	3.3V (nominal) Power Connection
VSS	Refer to Table 2-3 (Total of 39)	GND	Ground Connection
NC	Refer to Table 2-3 (Total of 17)		No Connection  This line should be left disconnected. Connecting it to a pull-up/-down resistor or to an active signal could cause unexpected results and possible malfunctions.

## 2.2.14 Internal Test and Measurement

Signal Name	Pin No.	Туре	Description
TEST	D3	1	Test Mode
			TEST should be tied low for normal operation.

# 3.0 Functional Description

The Geode CS5530 I/O companion provides many support functions for the GXLV processor. This chapter discusses the detailed operations of the CS5530 in two categories: system-level activities and operations/programming of the major functional blocks.

The system-level discussion topics revolve around events that affect the device as a whole unit and as an interface with other chips (e.g., processor): Topics include:

- · Processor Interface
  - Display Subsystem Connections
  - PSERIAL Pin Interface
- PCI Bus Interface
  - PCI Initiator
  - PCI Target
  - Special Bus Cycles Shutdown/Halt
  - PCI Bus Parity
  - PCI Interrupt Routing Support
  - Delayed Transactions
- · Resets and Clocks
  - Resets
  - ISA Clock
  - DOT Clock
- · Power Management
  - APM Support
  - CPU Power Management
  - Peripheral Power Management

All of the major functional blocks interact with the processor through the PCI bus, or via its own direct interface. The major functional blocks are divided out as:


- PC/AT Compatibility Logic
  - ISA Bus Interface
  - ROM Interface
  - Megacells
  - I/O Port 092h and 061h System Control
  - Keyboard Interface Function
  - External Real-Time Clock Interface
- IDE Controller
  - IDE Interface Signal
  - IDE Configuration Registers
- XpressAUDIO
  - Data Transport Hardware
  - VSA Technology Support Hardware
- · Display Subsystem Extensions
  - Video Interface Configuration Registers
  - Video Accelerator
  - Video Overlay
  - Gamma RAM
  - Display Interface
- · USB Interface
  - USB PCI Controller
  - USB Host Controller
  - USB Power Management

Note that this Functional Description section of the data book describes many of the registers used for configuration of the CS5530; however, not all registers are reported in detail. Some tables in the following subsections show only the bits (not the entire register) associated with a specific function being discussed. For access, register, and bit information regarding all CS5530 registers refer to Section 4.0 "Register Descriptions" on page 137.

### 3.1 PROCESSOR INTERFACE

The CS5530 interface to the GXLV processor consists of seven miscellaneous connections, the PCI bus interface signals, plus the display controller connections. Figure 3-1 shows the interface requirements. Note that the PC/AT legacy pins NMI, WM\_RST, and A20M are all virtual functions executed in SMM (System Management Mode) by the BIOS.

- PSERIAL is a one-way serial bus from the processor to the CS5530 used to communicate power-management states and VSYNC information for VGA emulation.
- IRQ13 is an input from the processor indicating that a floating point error was detected and that INTR should be asserted.
- INTR is the level output from the integrated 8259 PICs and is asserted if an unmasked interrupt request (IRQn) is sampled active.
- SMI# is a level-sensitive interrupt to the processor that can be configured to assert on a number of different system events. After an SMI# assertion, SMM is entered and program execution begins at the base of the SMM address space. Once asserted, SMI# remains active until the SMI source is cleared.
- SUSP# and SUSPA# are handshake pins for implementing CPU Clock Stop and clock throttling.
- CPU\_RST resets the CPU and is asserted for approximately 9 ms after the negation of POR#.
- · PCI bus interface signals.
- · Display subsystem interface connections.



**Note:** Refer to Figure 3-3 for correct interconnection of PIXEL lines with the processor.


Figure 3-1. Processor Signal Connections

## 3.1.1 Display Subsystem Connections

When the GXLV processor is used in a system with the CS5530, the need for an external RAMDAC is eliminated. The CS5530 contains the DACs, a video accelerator engine, and the TFT interface.

The CS5530 also supports both portable and desktop configurations. Figure 3-2 shows the signal connections for both types of systems.

Figure 3-3 details how PIXEL[17:0] on the processor connects with PIXEL[23:0] of the CS5530.



Note: \*Connect PIXEL[17:16] PIXEL[9:8], and PIXEL[1:0] on the CS5530 to ground. See Figure 3-3.

Figure 3-2. Portable/Desktop Display Subsystem Configurations




Figure 3-3. PIXEL Signal Connections

## 3.1.2 PSERIAL Pin Interface

The majority of the system power management logic is implemented in the CS5530, but a minimal amount of logic is contained within the GXLV processor to provide information that is not externally visible (e.g., graphics controller).

The processor implements a simple serial communications mechanism to transmit the CPU status to the CS5530. The processor accumulates CPU events in an 8-bit register (defined in Table 3-1) which it transmits serially every 1 to 10  $\mu$ s.

The packet transmitter holds the serial output pin (PSE-RIAL) low until the transmission interval counter has elapsed. Once the counter has elapsed, the PSERIAL pin is held high for two clocks to indicate the start of packet transmission. The contents of the Serial Packet Register are then shifted out starting from bit 7 down to bit 0. The PSERIAL pin is held high for one clock to indicate the end of packet transmission and then remains low until the next transmission interval. After the packet transmission is complete, the processor's Serial Packet Register's contents are cleared.

The processor's input clock is used as the clock reference for the serial packet transmitter.

Once a bit in the register is set, it remains set until the completion of the next packet transmission. Successive events of the same type that occur between packet transmissions are ignored. Multiple unique events between packet transmissions accumulate in this register. The processor transmits the contents of the serial packet only when a bit in the Serial Packet Register is set and the interval counter has elapsed.

For more information on the Serial Packet Register referenced in Table 3-1, refer to the GXLV processor data book.

The CS5530 decodes the serial packet after each transmission and performs the power management tasks related to video retrace.

Table 3-1. GXLV Processor Serial Packet Register

Bit	Description
7	Video IRQ: This bit indicates the occurrence of a video vertical sync pulse. This bit is set at the same time that the VINT (Vertical Interrupt) bit gets set in the DC_TIMING_CFG register. The VINT bit has a corresponding enable bit (VIEN) in the DC_TIM_CFG register.
6	CPU Activity: This bit indicates the occurrence of a level 1 cache miss that was not a result of an instruction fetch. This bit has a corresponding enable bit in the PM_CNTL_TEN register.
5:2	Reserved
1	Programmable Address Decode: This bit indicates
	the occurrence of a programmable memory address decode. The bit is set based on the values of the PM_BASE register and the PM_MASK register. The PM_BASE register can be initialized to any address in the full CPU address range.

## 3.1.2.1 Video Retrace Interrupt

Bit 7 of the "Serial Packet" can be used to generate an SMI whenever a video retrace occurs within the processor. This function is normally not used for power management but for SoftVGA routines.

Setting F0 Index 83h[2] = 1 (bit details on page 159) enables this function. A read only status register located at F1BAR+Memory Offset 00h[5] (bit details on page 180) can be read to see if the SMI was caused by a video retrace event.

### 3.2 PCI BUS INTERFACE

The PCI bus interface is compliant with the PCI Bus Specification Rev. 2.1.

The CS5530 acts as a PCI target for PCI cycles initiated by the processor or other PCI master devices, or as an initiator for DMA, ISA, IDE, and audio master transfer cycles. It supports positive decode for memory and I/O regions and is the subtractive decode agent on the PCI bus. The CS5530 also generates address and data parity and performs parity checking. A PCI bus arbiter is not part of the CS5530; however, one is included in the GXLV processor.

The PCI Command Register, located at F0 Index 04h (Table 3-2), provides the basic control over the CS5530's ability to respond and perform PCI bus accesses.

### 3.2.1 PCI Initiator

The CS5530 acts as a PCI bus master on behalf of the DMA controller or ISA, IDE, and audio interfaces. The REQ# and GNT# signals are used to arbitrate for the PCI bus.

Note: In a GXLV processor-based system, the REQ#/GNT# signals of the CS5530 should connect to the REQ0#/GNT0# of the processor. This configuration ensures that the CS5530 is treated as a non-preemptable PCI master by the proces-

The CS5530 asserts REQ# in response to a bus mastering or DMA request for ownership of the PCI bus. GNT# is asserted by the PCI arbiter (i.e., processor) to indicate that access to the PCI bus has been granted to the CS5530. The CS5530 then issues a grant to the DMA controller. This mechanism prevents any deadlock situations across the bridge. Once granted the PCI bus, the ISA master or DMA transfer commences.

If an ISA master executes an I/O access, that cycle remains on the ISA bus and is not forwarded to the PCI bus. The CS5530 performs only single transfers on the PCI bus for legacy DMA cycles.

Table 3-2. PCI Command Register

Bit	Description	
F0 Index	04h-05h PCI Command Register (R/W)	Reset Value = 0000h
15:10	Reserved: Set to 0.	
9	Fast Back-to-Back Enable (Read Only): This function is not supported when abled (always reads 0).	the CS5530 is a master. It is always dis-
8	SERR#: Allow SERR# assertion on detection of special errors: 0 = Disable (De	fault); 1 = Enable.
7	Wait Cycle Control (Read Only): This function is not supported in the CS5530 (always reads 0).	). It is always disabled
6	Parity Error: Allow the CS5530 to check for parity errors on PCI cycles for which a parity error is detected: 0 = Disable (Default); 1 = Enable.	h it is a target, and to assert PERR# wher
5	VGA Palette Snoop Enable (Read Only): This function is not supported in the reads 0).	CS5530. It is always disabled (always
4	Memory Write and Invalidate: Allow the CS5530 to do memory write and invalter (F0 Index 0Ch) is set to 16 bytes (04h). 0 = Disable (Default); 1 = Enable.	lidate cycles, if the PCI Cache Line Regis
3	Special Cycles: Allow the CS5530 to respond to special cycles: 0 = Disable; 1	= Enable (Default).
	This bit must be enabled to allow the CPU Warm Reset internal signal to be trig	ggered from a CPU Shutdown cycle.
2	Bus Master: Allow the CS5530 bus mastering capabilities: 0 = Disable; 1 = Ena	able (Default).
	This bit must be set to 1.	
1	<b>Memory Space:</b> Allow the CS5530 to respond to memory cycles from the PCI 0 = Disable; 1 = Enable ( <b>Default</b> ).	bus:
0	I/O Space: Allow the CS5530 to respond to I/O cycles from the PCI bus: 0 = Di	sable; 1 = Enable ( <b>Default</b> ).

## 3.2.2 PCI Target

The CS5530 positively decodes PCI transactions intended for any internal registers, the ROM address range, and several peripheral and user-defined address ranges. For positive-decoded transactions, the CS5530 is a medium responder. Table 3-3 lists the valid C/BE# encoding for PCI target transactions.

The CS5530 acts as the subtractive agent in the system since it contains the ISA bridge functionality. Subtractive decoding ensures that all accesses not positively claimed by PCI devices are forwarded to the ISA bus. The subtractive-decoding sample point can be configured as slow, default, or disabled via F0 Index 41h[2:1]. Table 3-4 shows these programming bits. Figure 3-4 shows the timing for subtractive decoding.

Table 3-3. PCI Command Encoding

C/BE[3:0]#	Command Type
0000	Interrupt Acknowledge
0001	Special Cycles: Shutdown, AD[15:0] = 0000
	Special Cycles: Halt, AD[15:0] = 0001
0010	I/O Read
0011	I/O Write
010x	Reserved
0110	Memory Read
0111	Memory Write
100x	Reserved
1010	Configuration Read
1011	Configuration Write
1100	Memory Read Multiple (memory read only)
1101	Reserved
1110	Memory Read Line (memory read only)
1111	Memory Write, Invalidate (memory write)

Table 3-4. Subtractive Decoding Related Bits

Bit	Description
F0 Index	41h PCI Function Control Register 2 (R/W) Reset Value = 10
2:1	Subtractive Decode: These bits determine the point at which the CS5530 accepts cycles that are not claimed by anothe device. The CS5530 defaults to taking subtractive decode cycles in the default cycle clock, but can be moved up to the Slow Decode cycle point if all other PCI devices decode in the fast or medium clocks. Disabling subtractive decode must be done with care, as all ISA and ROM cycles are decoded subtractively.
	00 = Default sample (4th clock from FRAME# active) 01 = Slow sample (3rd clock from FRAME# active) 1x = No subtractive decode




Figure 3-4. Subtractive Decoding Timing

## 3.2.3 Special Bus Cycles-Shutdown/Halt

The PCI interface does not pass Special Bus Cycles to the ISA interface, since special cycles by definition have no destination. However, the PCI interface monitors the PCI bus for Shutdown and Halt Special Bus Cycles.

Upon detection of a Shutdown Special Bus Cycle, a WM\_RST SMI is generated after a delay of three PCI clock cycles. PCI Shutdown Special Cycles are detected when C/BE[3:0]# = 0001 during the address phase and AD[31:0] = xxxx0000h during the data phase. C/BE[3:0]# are also properly asserted during the data phase.

Upon detection of a Halt Special Bus Cycle, the CS5530 completes the cycle by asserting TRDY#. PCI Halt Special Bus Cycles are detected when CBE[3:0]# = 0001 during the address phase and AD[31:0] = xxxx0001h during the data phase of a Halt cycle. CBE[3:0]# are also properly asserted during the data phase.

## 3.2.4 PCI Bus Parity

When the CS5530 is the PCI initiator, it generates address parity for read and write cycles. It checks data

parity for read cycles and it generates data parity for write cycles. The PAR signal is an even-parity bit that is calculated across 36 bits of AD[31:0] plus C/BE[3:0]#.

By default, the CS5530 does not report parity errors. However, the CS5530 detects parity errors during the data phase if F0 Index 04h[6] is set to 1. If enabled and a data parity error is detected, the CS5530 asserts PERR#. It also asserts SERR# if F0 Index 41h[5] is set to 1. This allows NMI generation.

The CS5530 also detects parity errors during the address phase if F0 Index 04h[6] is set. When parity errors are detected during the address phase, SERR# is asserted internally. Parity errors are reported to the CPU by enabling the SERR# source in I/O Port 061h (Port B) control register. The CS5530 sets the corresponding error bits in the PCI Status Register (F0 Index 06h[15:14]). Table 3-5 shows these programming bits.

If the CS5530 is the PCI master for a cycle and detects PERR# asserted, it generates SERR# internally.

Table 3-5. PERR#/SERR# Associated Register Bits

Bit	Description		
F0 Index	04h-05h	PCI Command Register (R/W)	Reset Value = 0000h
6	_	CS5530 to check for parity errors on PCI cycles for which it is a red: 0 = Disable ( <b>Default</b> ); 1 = Enable.	target, and to assert PERR# when
F0 Index	06h-07h	PCI Status Register (R/W)	Reset Value = 0280h
15	Detected Parity Error	: This bit is set whenever a parity error is detected.	
	Write 1 to clear.		
14	Signaled System Err	or: This bit is set whenever the CS5530 asserts SERR# active.	
	Write 1 to clear.		
F0 Index	41h	PCI Function Control Register 2 (R/W)	Reset Value = 10h
5		R#: Assert SERR# any time that PERR# is asserted or detected a cascaded to NMI (SMI) generation in the system): $0 = \text{Disable}$ ;	

#### 3.2.5 **PCI Interrupt Routing Support**

The CS5530 allows the PCI interrupt signals INTA#, INTB#, INTC#, and INTD# (also know in industry terms as PIRQx#) to be mapped internally to any IRQ signal via register programming (shown in Table 3-6). Further details are supplied in Section 3.5.4.4 "PCI Compatible Interrupts" on page 98 regarding edge/level sensitivity selection.

The CS5530 supports delayed transactions to prevent slow PCI cycles from occupying too much bandwidth and allows access for other PCI traffic.

**Note:** For systems which have only the GXLV processor and CS5530 on the PCI bus, system performance is improved if delayed transactions are disabled.

F0 Index 42h[5] and F0 Index 43h[1] are used to program this function. Table 3-7 shows these bit formats.

#### 3.2.6 **Delayed Transactions**

Table 3-6 PCI Interrupt Steering Registers

Bit	Description			
F0 Index	5Ch	PCI Interrupt Stee	ring Register 1 (R/W)	Reset Value = 00
7:4	INTB# Target Interrup	ot: Selects target interrupt for	NTB#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
3:0	INTA# Target Interrup	t: Selects target interrupt for I	NTA#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD '	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
			1010 10010	1110 = IRQ14
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = INQ14
	0010 = RSVD 0011 = IRQ3 he target interrupt must fire	0111 = IRQ7	1010 = IRQ10 1011 = IRQ11 tive via I/O Port 4D0h and 4D1	1111 = IRQ15
	0010 = RSVD 0011 = IRQ3 he target interrupt must first terrupt compatibility	0111 = IRQ7 st be configured as level sens	1011 = IRQ11	1111 = IRQ15
in	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility	0111 = IRQ7 st be configured as level sens	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 ring Register 2 (R/W)	1111 = IRQ15 h in order to maintain PCI
in F <b>0 Index</b>	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility	0111 = IRQ7 st be configured as level sens  PCI Interrupt Stee	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 ring Register 2 (R/W)	1111 = IRQ15 h in order to maintain PCI
in F <b>0 Index</b>	0010 = RSVD 0011 = IRQ3 he target interrupt must first terrupt compatibility a 5Dh	0111 = IRQ7 st be configured as level sens  PCI Interrupt Stee pt: Selects target interrupt for	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 ring Register 2 (R/W) NTD#:	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00
in F <b>0 Index</b>	0010 = RSVD 0011 = IRQ3  the target interrupt must first terrupt compatibility  5Dh  INTD# Target Interrupt 0000 = Disable	0111 = IRQ7 st be configured as level sens  PCI Interrupt Stee  ot: Selects target interrupt for  0100 = IRQ4	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W) NTD#: 1000 = RSVD	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12
in F <b>0 Index</b>	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility (5Dh  INTD# Target Interrupt 0000 = Disable 0001 = IRQ1	0111 = IRQ7 st be configured as level sens  PCI Interrupt Stee  ot: Selects target interrupt for  0100 = IRQ4  0101 = IRQ5	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W) NTD#: 1000 = RSVD 1001 = IRQ9	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12 1101 = RSVD
in F <b>0 Index</b>	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility  5Dh  INTD# Target Interrupt 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3	on the second of	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W) NTD#:  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14
in F0 Index 7:4	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility  5Dh  INTD# Target Interrupt 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3	0111 = IRQ7 st be configured as level sens  PCI Interrupt Stee  ot: Selects target interrupt for  0100 = IRQ4  0101 = IRQ5  0110 = IRQ6  0111 = IRQ7	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W) NTD#:  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14
in F0 Index 7:4	0010 = RSVD 0011 = IRQ3 the target interrupt must first terrupt compatibility  5Dh  INTD# Target Interrupt 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3  INTC# Target Interrupt	on the second of	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W)  NTD#:  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14 1111 = IRQ15
in F0 Index 7:4	0010 = RSVD 0011 = IRQ3  the target interrupt must first terrupt compatibility  15Dh  INTD# Target Interrupt 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3  INTC# Target Interrupt 0000 = Disable	on the second of	1011 = IRQ11 tive via I/O Port 4D0h and 4D1 ring Register 2 (R/W)  NTD#:  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11  NTC#:  1000 = RSVD	1111 = IRQ15 h in order to maintain PCI  Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14 1111 = IRQ15

interrupt compatibility

Table 3-7. Delay Transaction Programming Bits

Bit	Description	
F0 Index	PCI Function Control Register 3 (R/W)	Reset Value = ACh
5	<b>Delayed Transactions:</b> Allow delayed transactions on the PCI bus: 0 = Disable; 1 = Enable. Also see F0 Index 43h[1].	
F0 Index 4	1107.01 1 7 1 1 (7.11)	5
1	3h USB Shadow Register (R/W)	Reset Value = 03h
1	PCI Retry Cycles: When the CS5530 is a PCI target and the PCI buffer is not empty, allow PCI 0 = Disable; 1 = Enable.	

## 3.3 RESETS AND CLOCKS

The operations of resets and clocks in the CS5530 are described in this section of the Functional Description.

### 3.3.1 Resets

The CS5530 generates two reset signals, PCI\_RST# to the PCI bus and CPU\_RST to the GXLV processor. These resets are generated after approximately 100  $\mu$ s delay from POR# active as depicted in Figure 3-5.


At any state, Power-on/Resume/Reset, the 14.31818 MHz oscillator must be active for the resets to function.

### 3.3.2 ISA Clock

The CS5530 creates the ISACLK from dividing the PCI-CLK. For ISA compatibility, the ISACLK nominally runs at 8.33 MHz or less. The ISACLK dividers are programmed via F0 Index 50h[2:0] as shown in Table 3-8.

Table 3-8. ISACLK Divider Bits

Bit	Description		
F0 Index	50h	PIT Control/ISA CLK Divider (R/W)	Reset Value = 7Bh
2:0	ISA Clock Divisor: Determin programmed for approximate	es the divisor of the PCI clock used to make the ISA cloc y 8 MHz:	k, which is typically
	000 = Divide by one 001 = Divide by two 010 = Divide by three 011 = Divide by four	100 = Divide by five 101 = Divide by six 110 = Divide by seven 111 = Divide by eight	
	If PCI clock = 25 MHz, use se	etting of 010 (divide by 3). If PCI clock = 30 or 33 MHz, us	se a setting of 011 (divide by 4).



POR# minimum pulse width for CS5530 only (i.e., not a system specification) = 100 µs and 14 MHz must be running.

Figure 3-5. CS5530 Reset

### 3.3.3 DOT Clock

The DOT clock (DCLK) is generated from the 14.31818 MHz input (CLK\_14MHZ). A combination of a phase locked loop (PLL), linear feedback shift register (LFSR) and divisors are used to generate the desired frequencies for the DOT clock. The divisors and LFSR are configurable through the F4BAR+Memory Offset 24h. The minimum frequency of DCLK is 10 MHz and the maximum is 200 MHz.

DCLK provides a video clock for the GXLV processor. For applications that do not use the GXLV processor's video, this is an available clock for general purpose use.

The system clock distribution for a CS5530/GXLV processor based system is shown in Figure 3-6.




Figure 3-6. System Clock Distribution

## 3.3.3.1 DCLK Programming

The PLL contains an input divider (ID), feedback divider (FD) and a post divider (PD). The programming of the dividers is through F4BAR+Memory Offset 24h (see Table 3-9). The maximum output frequency is 300 MHz. The output frequency is given by equation #1:

## Equation #1:

DCLK = [CLK\_14MHZ \* FD] ÷ [PD \*ID]

### Condition:

140 MHz < [DCLK \* PD] < 300 MHz

#### Where

CLK 14MHZ is pin P24

FD is derived from N see equation #2 and #3:

PD is derived from bits [28:24] ID is derived from bits [2:0]

## Equation #2:

If FD is an odd number then: FD = 2\*N + 1

## Equation #3:

If FD is an even number then: FD = 2\*N + 0

#### Where:

N is derived from bits [22:12]

+1 is achieved by setting bit 23 to 1.

+0 is achieved by clearing bit 23 to 0.

### Example

## **Define Target Frequency:**

Target frequency = 135 MHz

### Satisfy the "Condition":

(140 MHz < [DCLK \* PD] < 300 MHz) 140 MHz < [135 MHz \* 2] < 300 MHzTherefore PD = 2

## Solve Equation #1:

DCLK = [CLK\_14MHZ \* FD]  $\div$  [PD \*ID] 135 = [14.31818 \* FD]  $\div$  [2 \* ID] 135 = [7.159 \* FD]  $\div$  ID 18.86 = FD  $\div$  ID Guess: ID = 7, Solve for FD FD = 132.02

## Solve Equation #2 or #3:

FD = 2\*N + 1 for odd FD FD = 2\*N + 0 for even FD FD is 132, therefore even 132 = 2\*N + 0N = 66

## Summarize:

PD = 2: Bits [28:24] = 00111 ID = 7: Bits [2:0] = 101 N = 66: Bits [22:12] = 073h (found in Table 3-10), clear bit 23

### Result:

DCLK = 135

The BIOS has been provided with a complete table of divisor values for supported video clock frequencies. Many combinations of divider values and VCO frequencies are possible to achieve a certain output clock frequency. These BIOS values may be adjusted from time to time to meet system frequency accuracy and jitter requirements. For applications that do not use the GXLV processor's video, this is an available clock for general purpose use.

The transition from one DCLK frequency to another is not guaranteed to be smooth or bounded; therefore, new divider coefficients should only be programmed while the PLL is off line in a situation where the transition characteristics of the clock are "don't care". The steps below describe (in order) how to change the DCLK frequency.

- 1) Program the new clock frequency
- Program Reset (bit 31) high and Bypass PLL (bit 8) high.
- 3) Wait at least 500 µs for PLL to settle.
- 4) Program Reset (bit 31) low.
- 5) Program Bypass PLL (bit 8) low.

Table 3-9. DCLK Configuration Register

Bit	Description						
F4BAR+N	Memory Offset 24h-27h	DOT Clock Configuratio	n Register (R/W)	Reset Value = 00000000h			
31	Reset: Reset the PLL: 0 = N	Normal operation; 1 = Reset					
30	Half Clock: 0 = Enable; 1 =	Disable.					
	For odd post divisors, half c	ock enables the falling edge o	f the VCO clock to be used to g	generate the falling edge of the			
	post divider output to more	closely approximate a 50% out	put duty cycle.				
29	Reserved: Set to 0.						
28:24	5-Bit DCLK PLL Post Divis	sor (PD) Value: Selects value	of 1 to 31:				
	00000 = PD divisor of 8	01000 = PD divisor of 10	10000 = PD divisor of 9	11000 = PD divisor of 11			
	00001 = PD divisor of 6	01001 = PD divisor of 20	10001 = PD divisor of 7	11001 = PD divisor of 21			
	00010 = PD divisor of 18	01010 = PD divisor of 14	10010 = PD divisor of 19	11010 = PD divisor of 15			
	00011 = PD divisor of 4	01011 = PD divisor of 26	10011 = PD divisor of 5	11011 = PD divisor of 27			
	00100 = PD divisor of 12	01100 = PD divisor of 22	10100 = PD divisor of 13	11100 = PD divisor of 23			
	00101 = PD divisor of 16	01101 = PD divisor of 28	10101 = PD divisor of 17	11101 = PD divisor of 29 11110 = PD divisor of 31			
	00110 = PD divisor of 24 00111 = PD divisor of 2	01110 = PD divisor of 30 01111 = PD divisor of 1*	10110 = PD divisor of 25 10111 = PD divisor of 3	11110 = PD divisor of 31 11111 = RSVD			
	*See bit 11 description.	OTTT = FD divisor of t	10111 = FD divisor 013	11111 = N3VD			
23	<u> </u>		Divisor) parameter in equation	n (see Note):			
22:12	·		used to solve the value of ED (I	DCLK PLL VCO Feedback Divi-			
22.12	sor). N can be a value of 1 t	o 400. For all values of N, refe	r to Table 3-10.				
11	<b>CLK_ON:</b> 0 = PLL disable;	1 = PLL enable. If $PD = 1$ (i.e.,	bits [28:24] = 01111) the PLL is	s always enabled.			
10	Reserved: Set to 0.						
9	Select Feedback Source:	) = DPLL; 1 = FREF.					
8	Bypass PLL: Connects the	input of the PLL directly to the	output of the PLL: 0 = Normal	Operation; 1 = Bypass PLL.			
		of the PLL bypasses the PLL are control voltage to be driven to		age, which in turn powers down			
7:6	Reserved: Set to 0.						
5	PLL Lock Indicator: 0 = Pl	L has not locked on frequency	r; 1 = PLL has locked on freque	ency.			
4:3	Reserved: Set to 0.						
2:0	PLL Input Divide (ID) Value	e: Selects value of 2 to 9 (see	Note):				
	000 = ID divisor of 2	100 = ID divisor of 6					
	001 = ID divisor of 3	101 = ID divisor of 7					
	010 = ID divisor of 4	110 = ID divisor of 8					
	011 = ID divisor of 5	111 = ID divisor of 9					
Note:	To calculate DCLK output freq	•					
	Equation #1: DCLK = [CLK_1/Condition: 140 MHz < [DCLK						
	•	-					
	Where: CLK_14MHZ is pin P24  ED is derived from N see equation #3 and #3:						
	FD is derived from N see equation #2 and #3: PD is derived from bits [28:24]						
		red from bits [2:0]					
	Equation #2: If FD is an odd n	• •					
	Equation #3: If FD is an even						
		ed from bits [22:12]					
		eved by setting bit 23 to 1.					
	+0 s achie	eved by clearing bit 23 to 0.					

Table 3-10. F4BAR+Memory Offset 24h[22:12] Decode (Value of "N")

N	Reg. Value	N	Reg. Value		N	Reg. Value		N	Reg. Value	N	Reg. Value		N	Reg. Value		N	Reg. Value		N	Reg. Value
400	33A	350	11		300	6CC		250	4FA	200	614		150	72A		100	6A6		50	62
399	674	349	23		299	598		249	1F4	199	428		149	655		99	54C		49	C5
398	4E8	348	47		298	331		248	3E8	198	50		148	4AA		98	299		48	18B
397	1D0	347	8F		297	662		247	7D0	197	A1		147	154		97	533		47	316
396	3A0	346	11F	_	296	4C4		246	7A1	196	143		146	2A8		96	267		46	62C
395	740	345	23E	1	295	188		245	743	195	286		145	551		95	4CF		45	458
394	681	344	47D	-	294	310		244	687	194	50D		144	2A3		94	19E		44	B0
393	502	343	FA	_	293	620		243	50E	193	21B		143	547		93	33C		43	161
392	205	342	1F5	_	292	440		242	21D	192	437		142	28F		92	678		42	2C2
391	40B	341	3EA	_	291	80		241	43B	191	6E		141	51F		91	4F0		41	585
390 389	16 2D	340 339	7D4 7A9	1	290 289	101 202		240 239	76 ED	190 189	DD 1BB		140	23F 47F		90 89	1E0 3C0		40 39	30B 616
388	5B	338	753	_	288	405		238	1DB	188	376		138	FE		88	780		38	42C
387	B7	337	6A7	-	287	405 A		237	3B6	187	6EC		137	1FD		87	701		37	58
386	16F	336	54E	-	286	15		236	76C	186	5D8		136	3FA		86	603		36	B1
385	2DE	335	29D	1	285	2B		235	6D9	185	3B1		135	7F4		85	406		35	163
384	5BD	334	53B	1	284	57		234	5B2	184	762		134	7E9		84	C		34	2C6
383	37B	333	277		283	AF		233	365	183	6C5		133	7D3		83	19		33	58D
382	6F6	332	4EF	=	282	15F		232	6CA	182	58A		132	7A7		82	33	İ	32	31B
381	5EC	331	1DE		281	2BE		231	594	181	315		131	74F		81	67	İ	31	636
380	3D9	330	3BC		280	57D		230	329	180	62A		130	69F		80	CF	İ	30	46C
379	7B2	329	778		279	2FB		229	652	179	454		129	53E		79	19F		29	D8
378	765	328	6F1		278	5F7		228	4A4	178	A8		128	27D		78	33E	İ	28	1B1
377	6CB	327	5E2		277	3EF		227	148	177	151		127	4FB		77	67C		27	362
376	596	326	3C5		276	7DE		226	290	176	2A2		126	1F6		76	4F8		26	6C4
375	32D	325	78A		275	7BD		225	521	175	545		125	3EC		75	1F0		25	588
374	65A	324	715		274	77B		224	243	174	28B		124	7D8		74	3E0		24	311
373	4B4	323	62B		273	6F7		223	487	173	517		123	7B1		73	7C0		23	622
372	168	322	456	1	272	5EE		222	10E	172	22F		122	763		72	781		22	444
371	2D0	321	AC	_	271	3DD		221	21C	171	45F		121	6C7		71	703		21	88
370	5A1	320	159	1	270	7BA		220	439	170	BE		120	58E		70	607		20	111
369	343	319	2B2	-	269	775		219	72	169	17D		119	31D		69	40E		19	222
368	686	318	565	_	268	6EB		218	E5	168	2FA		118	63A		68	1C		18	445
367	50C	317	2CB	-	267	5D6		217	1CB	167	5F5		117	474		67	39		17	8A
366	219	316	597	1	266	3AD		216	396	166	3EB		116	E8 1D1		66	73 E7		16	115
365 364	433 66	315 314	32F 65E	-	265 264	75A 6B5		215 214	72C 659	165 164	7D6 7AD		115	3A2		65 64	1CF		15 14	22A 455
363	CD	313	4BC	-	263	56A		213	4B2	163	75B		113	744		63	39E		13	AA
362	19B	312	178	-	262	2D5		212	164	162	6B7		112	689		62	73C		12	155
361	336	311	2F0	-	261	5AB		211	2C8	161	56E		111	512		61	679		11	2AA
360	66C	310	5E1	1	260	357		210	591	160	2DD		110	225		60	4F2		10	555
359	4D8	309	3C3		259	6AE		209	323	159	5BB		109	44B		59	1E4		9	2AB
358	1B0	308	786		258	55C		208	646	158	377		108	96		58	3C8		8	557
357	360	307	70D	1	257	2B9		207	48C	157	6EE	l	107	12D	l	57	790	1	7	2AF
356	6C0	306	61B	1	256	573		206	118	156	5DC	l	106	25A	l	56	721	1	6	55F
355	580	305	436	1	255	2E7		205	230	155	3B9		105	4B5		55	643	1	5	2BF
354	301	304	6C	1	254	5CF	1	204	461	154	772		104	16A		54	486	1	4	57F
353	602	303	D9		253	39F		203	C2	153	6E5		103	2D4		53	10C	]	3	2FF
352	404	302	1B3		252	73E		202	185	152	5CA	l	102	5A9	l	52	218		2	5FF
351	8	301	366	]	251	67D	j	201	30A	151	395		101	353		51	431	]	1	3FF

### 3.4 POWER MANAGEMENT

The power management resources provided by a combined CS5530/GXLV processor based system supports a full-featured notebook implementation. The following explanations pertain to a full-featured "notebook" power management system. The extent to which these resources are employed depends on the application and on the discretion of the system designer.

Power management resources can be grouped according to the function they enable or support. The major functions are as follows:

- APM Support
- · CPU Power Management
  - Suspend Modulation
  - 3 Volt Suspend
  - Save-to-Disk
- · Peripheral Power Management
  - Device Idle Timers and Traps
  - General Purpose Timers
  - ACPI Timer Register
  - General Purpose I/O Pins
  - Power Management SMI Status Reporting Registers

Included in the following subsections are details regarding the registers used for configuring power management features. The majority of these registers are directly accessed through the PCI configuration register space designated as Function 0 (F0). However, included in the discussions are references to F1BAR+Memory Offset xxh. This refers to the registers accessed through a base

address register in Function 1 (F1) at Index 10h (F1BAR). F1BAR sets the base address for the SMI status and ACPI timer support registers as shown in Table 3-11.

## 3.4.1 APM Support

Many notebook computers rely solely on an APM (Advanced Power Management) driver for enabling the operating system to power-manage the CPU. APM provides several services which enhance the system power management and is theoretically the best approach; but in its current form, APM is imperfect for the following reasons:

- APM is an OS-specific driver, and may not be available for some operating systems.
- Application support is inconsistent. Some applications in foreground may prevent Idle calls.
- APM does not help with Suspend determination or peripheral power management.

The CS5530 provides two entry points for APM support:

- Software CPU Suspend control via the CPU Suspend Command Register (F0 Index AEh)
- Software SMI entry via the Software SMI Register (F0 Index D0h). This allows the APM BIOS to be part of the SMI handler.

These registers are shown in Table 3-12.

Table 3-11. Base Address Register (F1BAR) for SMI Status and ACPI Timer Support

			<u> </u>			
Bit	Description					
F1 Index	10h-13h	Base Address Register - F1BAR (R/W)	Reset Value = 00000000h			
indicating ues. The u	a 256 byte memory addres upper 16 bytes are always	of the memory mapped SMI status and ACPI timer related regs range. Refer to Table 4-16 for the SMI status and ACPI tim mapped to the ACPI timer, and are always memory mapped bove the ACPI Timer Count Register is accessible through I/O	er registers bit formats and reset val-			
31:8	31:8 SMI Status/Power Management Base Address					
7:0	Address Range (Read	Address Range (Read Only)				

Table 3-12. APM Support Registers

	•				
Bit	Description				
F0 Index	AEh CPU Suspend Command Register (WO)	Reset Value = 00h			
7:0	Software CPU Suspend Command (Write Only): If bit 0 in the Clock Stop Control Register is se = 0), a write to this register causes a SUSP#/SUSPA# handshake with the CPU, placing the CPU in The data written is irrelevant. Once in this state, any unmasked IRQ or SMI releases the CPU halt condition.	n a low-power state.			
	If F0 Index BCh[0] = 1, writing to this register invokes a full system Suspend. In this case, the SUSP_3V pin is asserted after the SUSP#/SUSPA# halt. Upon a Resume event (see Note), the PLL delay programmed in the F0 Index BCh[7:4] will be invoked, allowing the clock chip and CPU PLL to stabilize before deasserting the SUSP# pin.				
	Note: If the clocks are stopped, the external IRQ4 and IRQ3 pins, when enabled (F3BAR+Memore the only IRQ pins that can be used as a Resume event. If GPIO2, GPIO1, and GPIO0 are 6 SMI source (F0 Index 92h[2:0]), they too can be used as a Resume event. No other CS553 wake-up the system from Suspend when the clocks are stopped. As long as the 32 KHz clointernal SMI events are also Resume events.	enabled as an external 0 pins can be used to			
F0 Index	D0h Software SMI Register (WO)	Reset Value = 00h			
7:0	<b>Software SMI (Write Only):</b> A write to this location generates an SMI. The data written is irrelevant software entry into SMM via normal bus access instructions.	nt. This register allows			

## 3.4.2 CPU Power Management

The three greatest power consumers in a system are the display, the hard drive, and the CPU. The power management of the first two is relatively straightforward and is discussed in Section 3.4.3 "Peripheral Power Management" on page 60.

APM, if available, is used primarily by CPU power management since the operating system is most capable of reporting the Idle condition. Additional resources provided by the CS5530 supplement APM by monitoring external activity and power managing the CPU based on the system demands. The two processes for power managing the CPU are Suspend Modulation and 3 Volt Suspend.

### 3.4.2.1 Suspend Modulation

Suspend Modulation works by asserting and de-asserting the SUSP# pin to the CPU for configurable durations. When the SUSP# pin is asserted to the processor, the processor enters an Idle state during which time the power consumption is significantly reduced. Even though the PCI clock is still running, the processor stops clocks to its core when SUSP# is asserted. By modulating the SUSP# pin, a reduced frequency of operation is achieved.

The Suspend Modulation feature works by assuming that the processor is idle unless external activity indicates otherwise. This approach effectively slows down the processor until external activity indicates a need to run at full speed, thereby reducing power consumption. This approach is the opposite of that taken by most power management schemes in the industry, which run the system at full speed until a period of inactivity is detected, and then slows down. Suspend Modulation, the more aggressive approach, yields lower power consumption.

Suspend Modulation serves as the primary CPU power management mechanism when APM is not present. It also acts as a backup for situations where APM does not correctly detect an Idle condition in the system.

In order to provide high-speed performance when needed, the SUSP# pin modulation is temporarily disabled any time system activity is detected. When this happens, the processor is "instantly" converted to full speed for a programmed duration. System activities in the CS5530 are asserted as: any unmasked IRQ, accessing Port 061h, any asserted SMI, and/or accessing the video port.

Since the graphics controller is integrated in the GXLV processor, the indication of video activity is sent to the CS5530 via the serial link (see Section 3.1.2 "PSERIAL Pin Interface" on page 44 for more information on serial link) and is automatically decoded. Video activity is defined as any access to the VGA register space, the VGA frame buffer, the graphics accelerator control registers and the configured graphics frame buffer.

The automatic speedup events (video and IRQ) for Suspend Modulation should be used together with software-controlled speedup registers for major I/O events such as any access to the floppy disk controller, hard disk drive, or parallel/serial ports, since these are indications of major system activities. When major I/O events occur, Suspend Modulation should be temporarily disabled using the procedures described in the Power Management Registers in the following subsections.

If a bus master (Ultra DMA/33, Audio, USB) request (REQ#) occurs, the processor automatically deasserts SUSPA# and grants (GNT#) the bus to the requesting bus master. When the bus master deasserts REQ#, SUSPA# reasserts. This does not directly affect the Suspend Modulation programming.

## **Configuring Suspend Modulation**

Control of the Suspend Modulation feature is accomplished using the Suspend Modulation OFF Count Register, the Suspend Modulation ON Count Register, and the Suspend Configuration Register (F0 Index 94h, 95h, and 96h, respectively).

The Power Management Enable Register 1 (F0 Index 80h) contains the global power management enable bit (bit 0), as well as the enables for the individual activity speedup timers. The global power management bit must be enabled for Suspend Modulation and all other power management resources to function.

Bit 0 of the Suspend Configuration Register (F0 Index 96h) enables the Suspend Modulation feature. Bit 1 controls how SMI events affect the Suspend Modulation feature. In general this bit should be set to a 1, which causes SMIs to disable Suspend Modulation until it is re-enabled by the SMI handler.

The Suspend Modulation OFF and ON Count Registers (F0 Index 94h and 95h) control two 8-bit counters that represent the number of 32  $\mu s$  intervals that the SUSP# pin is asserted and then deasserted to the processor. These counters define a ratio which is the effective frequency of operation of the system while Suspend Modulation is enabled.

$$F_{eff} = F_{GX86} x \qquad \frac{\text{On Count}}{\text{On Count} + \text{Off Count}}$$

The IRQ and Video Speedup Timer Count registers (F0 Index 8Ch and 8Dh) configure the amount of time which Suspend Modulation is disabled when the respective events occur.

#### **SMI Speedup Disable**

If the Suspend Modulation feature is being used for CPU power management, the occurrence of an SMI disables the Suspend Modulation function so that the system operates at full speed while in SMM. There are two methods used to invoke this via bit 1 of the Suspend Configuration Register.

- If F0 Index 96h[1] = 0: Use the IRQ Speedup Timer (F0 Index 8Ch) to temporarily disable Suspend Modulation when an SMI occurs.
- 2) If F0 Index 96h[1] = 1: Disable Suspend Modulation when an SMI occurs until a read to the SMI Speedup Disable Register (F1BAR+Memory Offset 08h).

The SMI Speedup Disable Register prevents VSA technology software from entering Suspend Modulation while operating in SMM. The data read from this register can be ignored. If the Suspend Modulation feature is disabled, reading this I/O location has no effect.

Table 3-13 shows the bit formats of the Suspend Modulation related registers.

Table 3-13. Suspend Modulation Related Registers

Bit	Description
F1BAR+M	lemory Offset 08h-09h SMI Speedup Disable Register (Read to Enable) Reset Value = 0000h
15:0	<b>SMI Speedup Disable:</b> If bit 1 in the Suspend Configuration Register is set (F0 Index 96h[1] = 1), a read of this register invokes the SMI handler to re-enable Suspend Modulation.
	The data read from this register can be ignored. If the Suspend Modulation feature is disabled, reading this location has no effect.
F0 Index 8	Power Management Enable Register 1 (R/W) Reset Value = 00h
4	<b>Video Speedup:</b> Any video activity, as decoded from the serial connection (PSERIAL register, bit 0) from the GXLV processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration when system is power managed using CPU Suspend Modulation. 0 = Disable; 1 = Enable.
	The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index 8Dh). Detection of an external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This configuration is non-standard, but it does allow the power management routines to support an external VGA chip.
3	<b>IRQ Speedup:</b> Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration when system is power managed using CPU Suspend Modulation: 0 = Disable; 1 = Enable.
	The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index 8Ch).
0	Power Management: Global power management: 0 = Disable; 1 = Enabled.
	This bit must be set (1) immediately after POST for power management resources to function.

Table 3-13. Suspend Modulation Related Registers (Continued)

Bit	Description		
F0 Index	8Ch	IRQ Speedup Timer Count Register (R/W)	Reset Value = 00h
7:0	when Suspend M event occurs, the tion, no SMI is ge	mer Count: This field represents the load value for the IRQ speedup timer odulation is enabled (F0 Index 96[0] = 1) and an INTR or an access to I/O Suspend Modulation logic is inhibited, permitting full performance operation in the Suspend Modulation begins again. The IRQ speedup timer's	Port 061h occurs. When the on of the CPU. Upon expiratimebase is 1 ms.
	cal value here wo	chanism allows instantaneous response to system interrupts for full-speed ould be 2 to 4 ms.	Interrupt processing. A typi-
F0 Index	8Dh	Video Speedup Timer Count Register (R/W)	Reset Value = 00h
7:0	counter when Sur When a video acc CPU. Upon expira is 1 ms. This speedup me	Timer Count: This field represents the load value for the Video speedup ti spend Modulation is enabled (F0 Index 96[0] = 1) and any access to the groess occurs, the Suspend Modulation logic is inhibited, permitting full-performance for the Suspend Modulation begins again. The video chanism allows instantaneous response to video activity for full speed during the fore would be 50 to 100 ms.	raphics controller occurs. ormance operation of the eo speedup timer's timebase
F0 Index		Suspend Modulation OFF Count Register (R/W)	Reset Value = 00h
7:0	Suspend Signal pin is deasserted 95h), perform the effective (emulate	Deasserted Count: This 8-bit counter represents the number of 32 μs into to the processor. This counter, together with the Suspend Modulation ON Suspend Modulation function for CPU power management. The ratio of the dol clock frequency, allowing the power manager to reduce CPU power corematurely reset if an enabled speedup event occurs. The speedup events	ervals that the SUSP# Count Register (F0 Index ne on-to-off count sets up an nsumption.
F0 Index		Suspend Modulation ON Count Register (R/W)	Reset Value = 00h
7:0	asserted. This co Modulation functi frequency, allowir	Asserted Count: This 8-bit counter represents the number of 32 μs intervunter, together with the Suspend Modulation OFF Count Register (F0 Indeon for CPU power management. The ratio of the on-to-off count sets up and the power manager to reduce CPU power consumption.  The rematurely reset if an enabled speedup event occurs. The speedup events	ex 94h), perform the Suspend n effective (emulated) clock
F0 Index	speedups.	Corporat Configuration Boriston (DM)	Deart Value 001
	Reserved: Set to	Suspend Configuration Register (R/W)	Reset Value = 00h
7:3 2		Configuration: "Special 3 Volt Suspend" mode to support powering down	the GXLV processor during
1	SMI Speedup Co 0 = Use the IRQ S occurs.	onfiguration: Selects how Suspend Modulation function reacts when an S Speedup Timer Count Register (F0 Index 8Ch) to temporarily disable Suspend Modulation when an SMI occurs until a read to the SMI Speedup Disab	end Modulation when an SM
	and Power Mana into the IRQ Spec handler reads the IRQ speedup me	his bit is to disable Suspend Modulation while the CPU is in the System Margement operations occur at full speed. Two methods for accomplishing this generated count Register (F0 Index 8Ch), or to have the SMI disable Suspers SMI Speedup Disable Register (F1BAR+Memory Offset 08h). The latter it thod is provided for software compatibility with earlier revisions of the CSS dulation feature is disabled (bit $0=0$ ).	s are either to map the SMI pend Modulation until the SM s the preferred method. The
0	When enabled, th	ation Feature Enable: Suspend Modulation feature: 0 = Disable; 1 = Enable SUSP# pin is asserted and deasserted for the durations programmed in tion OFF/ON Count Registers (F0 Index 94h/95h).	
F0 Index	A8h-A9h	Video Overflow Count Register (R/W)	Reset Value = 0000h
15:0	the 100 ms timer the 100 ms timer	<b>Count:</b> Each time the Video Speedup Counter (F0 Index 8Dh) is triggered expires before the Video Speedup Counter lapses, the Video Overflow Co re-triggers. Software clears the overflow register when new evaluations are ster may be combined with other data to determine the type of video access	unt Register increments and e to begin. The count con-

### 3.4.2.2 3 Volt Suspend

The CS5530 supports the stopping of the CPU and system clocks for a 3 Volt Suspend state. If appropriately configured, via the Clock Stop Control Register (F0 Index BCh), the CS5530 asserts the SUSP\_3V pin after it has gone through the SUSP#/SUSPA# handshake. The SUSP\_3V pin is a state indicator, indicating that the system is in a low-activity state and Suspend Modulation is active. This indicator can be used to put the system into a low-power state (the system clock can be turned off).

The SUSP\_3V pin is intended to be connected to the output enable of a clock generator or buffer chip, so that the clocks to the CPU and the CS5530 (and most other system devices) will be stopped. The CS5530 continues to decrement all of its device timers and respond to external SMI interrupts after the input clock has been stopped, as long as the 32 KHz clock continues to oscillate. Any SMI event or unmasked interrupt pin causes the CS5530 to

deassert the SUSP\_3V pin, restarting the system clocks. As the CPU or other device might include a PLL, the CS5530 holds SUSP# active for a pre-programmed period of delay (the PLL re-sync delay) that varies from 0 to 15 ms. After this period has expired, the CS5530 deasserts SUSP#, stopping Suspend. SMI# is held active for the entire period, so that the CPU reenters SMM when the clocks are restarted.

Note: The SUSP\_3V pin can be active either high or low. The pin is an input during POR, and is sampled to determine its inactive state. This allows a designer to match the active state of SUSP\_3V to the inactive state for a clock driver output enable with a pull-up or pull-down resistor.

The bit formats for the Clock Stop Control Register are given in Table 3-14.

Table 3-14. Clock Stop Control Register

Bit	Description			
F0 Index	BCh	Clock Stop Con	trol Register (R/W)	Reset Value = 00h
7:4	SUSP# pin is deasse		esigned to allow the clock chip	r a break event occurs before the and CPU PLL to stabilize before start-
	The four-bit field allow	vs values from 0 to 15 ms.		
	0000 = 0 ms 0001 = 1 ms	0100 = 4  ms 0101 = 5  ms	1000 = 8  ms 1001 = 9  ms	1100 = 12 ms 1101 = 13 ms
	0010 = 2 ms 0011 = 3 ms	0110 = 6 ms 0111 = 7 ms	1010 = 10 ms 1011 = 11 ms	1110 = 14 ms 1111 = 15 ms
3:1	Reserved: Set to 0.			
0	CPU Clock Stop: 0 =	Normal SUSP#/ SUSPA# han	dshake; 1 = Full system Suspe	nd.
Notes:	the appropriate cond	• • • • • • • • • • • • • • • • • • • •	cks. A delay of 0 to 15 ms is pro	ses the SUSP_3V pin to assert after ogrammable (bits 7:4) to allow for a tem.
	A write to the CPU S	Suspend Command Register (F	0 Index AEh) with bit 0 written a	as:
		handshake occurs. The CPU in event occurs, it releases the		nd the system clocks are not stopped.
ı	CPU and system clo	cks are stopped). When a brea	k event occurs, the SUSP_3V $_{ m I}$	voking a full system Suspend (both pin will deassert, the PLL delay pro- stabilize before deasserting the

### 3.4.2.3 Save-To-Disk

Save-to-Disk is supported by the CS5530. In this state, the power is typically removed from the CS5530, causing the state of the legacy peripheral devices to be lost. Shadow registers are provided for the devices which allows their state to be saved prior to removing power. This is necessary because the legacy AT peripheral devices used several write only registers. In order to restore the exact state of these devices on resume, the write only register values are "shadowed" so that the values can be saved by the Power Management Software.

The PC/AT compatible floppy port is not part of the CS5530. However, it is expected that one will be attached on the ISA bus in a Superl/O or by some other means. Some of the FDC registers are shadowed because they cannot be safely read. They are shown in Table 3-15. Additional shadow registers for other functions are described in:

- Table 3-39 "DMA Shadow Register" on page 93
- Table 3-41 "PIT Shadow Register" on page 95
- Table 3-44 "PIC Shadow Register" on page 97
- Table 3-52 "Real-Time Clock Registers" on page 104

**Table 3-15. Power Management Shadow Registers** 

Bit	Description		
F0 Index B4h		Floppy Port 3F2h Shadow Register (RO)	Reset Value = 00h
7:0		dow (Read Only): Last written value of I/O Port 3F2h. Required for Suspend/Resume coherency.	or support of FDC power
		of an I/O register which cannot safely be directly read. Value in reginal. It is provided here to assist in a Save-to-Disk operation.	ster is not deterministic of when
F0 Index	B5h	Floppy Port 3F7h Shadow Register (RO)	Reset Value = 00h
7:0		dow (Read Only): Last written value of I/O Port 3F7h. Required for Suspend/Resume coherency.	or support of FDC power
		of an I/O register which cannot safely be directly read. Value in reginal. It is provided here to assist in a Save-to-Disk operation.	ster is not deterministic of when
F0 Index	B6h	Floppy Port 1F2h Shadow Register (RO)	Reset Value = 00h
7:0		dow (Read Only): Last written value of I/O Port 1F2h. Required for Suspend/Resume coherency.	or support of FDC power
		of an I/O register which cannot safely be directly read. Value in reginal. It is provided here to assist in a Save-to-Disk operation.	ster is not deterministic of when
F0 Index	B7h	Floppy Port 1F7h Shadow Register (RO)	Reset Value = 00h
7:0		dow (Read Only): Last written value of I/O Port 1F7h. Required for Suspend/Resume coherency.	or support of FDC power
		of an I/O register which cannot safely be directly read. Value in reginal. It is provided here to assist in a Save-to-Disk operation.	ster is not deterministic of when

## 3.4.3 Peripheral Power Management

The CS5530 provides peripheral power management using a combination of device idle timers, address traps, and general purpose I/O pins. Idle timers are used in conjunction with traps to support powering down peripheral devices. Eight programmable GPIO (general purpose I/O) pins are included for external device power control as well as other functions. All I/O addresses are decoded in 16 bits. All memory addresses are decoded in 32 bits.

## 3.4.3.1 Device Idle Timers and Traps

Idle timers are used to power manage a peripheral by determining when the peripheral has been inactive for a specified period of time, and removing power from the peripheral at the end of that time period.

Idle timers are provided for the commonly-used peripherals (FDC, IDE, parallel/serial ports, and mouse/keyboard). In addition, there are three user-defined timers that can be configured for either I/O or memory ranges.

The idle timers are 16-bit countdown timers with a 1 second time base, providing a time-out range of 1 to 65536 seconds (1092 minutes) (18 hours).

When the idle timer count registers are loaded with a non-zero value and enabled, the timers decrement until one of two possibilities happens: a bus cycle occurs at that I/O or memory range, or the timer decrements to zero.

If a bus cycle occurs, the timer is reloaded and begins decrementing again. If the timer decrements to zero, and power management is enabled (F0 Index 80h[0] = 1), the timer generates an SMI.

When an idle timer generates an SMI, the SMI handler manages the peripheral power, disables the timer, and enables the trap. The next time an event occurs, the trap generates an SMI. This time, the SMI handler applies power to the peripheral, resets the timer, and disables the trap.

Tables 3-16 through 3-24 show the device associated idle timers and traps programming bits.

Table 3-16. Power Management Global Enabling Bits

Bit	Description
F0 Index	80h Power Management Enable Register 1 (R/W) Reset Value = 00h
2	Traps: Globally enable all power management device I/O traps: 0 = Disable; 1 = Enable.
	This excludes the audio I/O traps. They are enabled at F3BAR+Memory Offset 18h.
1	Idle Timers: Globally enable all power management device idle timers: 0 = Disable; 1 = Enable.
	Note, disable at this level does not reload the timers on the enable. The timers are disabled at their current counts.
	This bit has no affect on the Suspend Modulation OFF/ON Timers (F0 Index 94h/95h).
0	Power Management: Global power management: 0 = Disable; 1 = Enabled.
	This bit must be set (1) immediately after POST for power management resources to function.

Table 3-17. Keyboard/Mouse Idle Timer and Trap Related Registers

Bit	Description	
F0 Index 8	Power Management Enable Register 2 (R/W)	Reset Value = 00h
3	<b>Keyboard/Mouse Idle Timer Enable:</b> Turn on Keyboard/Mouse Idle Timer Count Regist an SMI when the timer expires: 0 = Disable; 1 = Enable.	er (F0 Index 9Eh) and generate
	If an access occurs in the address ranges (listed below) the timer is reloaded with the pro- Keyboard Controller: I/O Ports 060h/064h COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included)	ogrammed count.
	COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[3].	
F0 Index 8	Power Management Enable Register 3 (R/W)	Reset Value = 00h
3	Keyboard/Mouse Trap: 0 = Disable; 1 = Enable.	
	If this bit is enabled and an access occurs in the address ranges (listed below) an SMI is Keyboard Controller: I/O Ports 060h/064h COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included) COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)	generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].	
	Second level SMI status is reported at F0 Index 86h/F6h[3].	
F0 Index 9	93h Miscellaneous Device Control Register (R/W)	Reset Value = 00h
1	Mouse on Serial Enable: Mouse is present on a Serial Port: 0 = No; 1 = Yes. (Note)	
0	Mouse Port Select: Selects which serial port the mouse is attached to: 0 = COM1; 1 = C	COM2. (Note)
	s 1 and 0 - If a mouse is attached to a serial port (bit 1 = 1), that port is removed from the s	ğ ,
	nitor serial port access for power management purposes and added to the keyboard/mouse nouse, along with the keyboard, is considered an input device and is used only to determine	
a m The		e when to blank the screen.
a m The	nouse, along with the keyboard, is considered an input device and is used only to determine ese bits determine the decode used for the Keyboard/Mouse Idle Timer Count Register (F0 Serial Port Idle Timer Count Register (F0 Index 9Ch).	e when to blank the screen.
a m The lel/s	nouse, along with the keyboard, is considered an input device and is used only to determine ese bits determine the decode used for the Keyboard/Mouse Idle Timer Count Register (F0 Serial Port Idle Timer Count Register (F0 Index 9Ch).	Reset Value = 0000h d mouse are not in use so that d of inactivity for these ports count value whenever an

Revision 4.1 61 www.national.com

# Table 3-18. Parallel/Serial Idle Timer and Trap Related Registers

Bit	Description					
F0 Index 8	1h Power Management Enable Register 2 (R/W)	Reset Value = 00h				
2	<b>Parallel/Serial Idle Timer Enable:</b> Turn on Parallel/Serial Port Idle Timer Count Register an SMI when the timer expires: 0 = Disable; 1 = Enable.	I/Serial Idle Timer Enable: Turn on Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch) and generate when the timer expires: 0 = Disable; 1 = Enable.				
	If an access occurs in the address ranges (listed below) the timer is reloaded with the pro LPT1: I/O Port 378h-37Fh, 778h-77Ah LPT2: I/O Port 278h-27Fh, 678h-67Ah COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded) COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded) COM3: I/O Port 3E8h-3EFh COM4: I/O Port 2E8h-2EFh	ogrammed count.				
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[2].					
F0 Index 8	2h Power Management Enable Register 3 (R/W)	Reset Value = 00h				
2	Parallel/Serial Trap: 0 = Disable; 1 = Enable.  If this bit is enabled and an access occurs in the address ranges (listed below) an SMI is LPT1: I/O Port 378h-37Fh, 778h-77Ah  LPT2: I/O Port 278h-27Fh, 678h-67Ah  COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded)  COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded)  COM3: I/O Port 3E8h-3EFh  COM4: I/O Port 2E8h-2EFh  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 86h/F6h[2].	generated.				
F0 Index 9		Reset Value = 00h				
1	Mouse on Serial Enable: Mouse is present on a Serial Port: 0 = No; 1 = Yes. (Note)					
0	Mouse Port Select: Selects which serial port the mouse is attached to: 0 = COM1; 1 = C	COM2. (Note)				
mor a m	1 and 0 - If a mouse is attached to a serial port (bit $1 = 1$ ), that port is removed from the solitor serial port access for power management purposes and added to the keyboard/mouse puse, along with the keyboard, is considered an input device and is used only to determine	e decode. This is done because e when to blank the screen.				
	se bits determine the decode used for the Keyboard/Mouse Idle Timer Count Register (F0 lerial Port Idle Timer Count Register (F0 Index 9Ch).	Index 9Eh) as well as the Paral				
F0 Index 9	Ch-9Dh Parallel / Serial Idle Timer Count Register (R/W)	Reset Value = 0000h				
15:0	Parallel / Serial Idle Timer Count: This idle timer is used to determine when the parallel so that the ports can be power managed. The 16-bit value programmed here represents ports after which the system is alerted via an SMI. The timer is automatically reloaded wi access occurs to the parallel (LPT) or serial (COM) I/O address spaces. If the mouse is en is not considered here. The counter uses a 1 second timebase.	the period of inactivity for these th the count value whenever ar				
	To enable this timer set F0 Index 81h[2] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[2].					

Table 3-19. Floppy Disk Idle Timer and Trap Related Registers

Bit	Description	
F0 Index 8	1h Power Management Enable Register 2 (R/W)	Reset Value = 00h
1	<b>Floppy Disk Idle Timer Enable:</b> Turn on Floppy Disk Idle Timer Count Register when the timer expires: 0 = Disable; 1 = Enable.	er (F0 Index 9Ah) and generate an SMI
	If an access occurs in the address ranges (listed below) the timer is reloaded w Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h, Secondary floppy disk: I/O Port 372h-375h, 377h	vith the programmed count.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[1].	
F0 Index 8	2h Power Management Enable Register 3 (R/W)	Reset Value = 00h
1	Floppy Disk Trap: 0 = Disable; 1 = Enable.	
	If this bit is enabled and an access occurs in the address ranges (listed below) Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h, Secondary floppy disk: I/O Port 372h-375h, 377h	an SMI is generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[1].	
F0 Index 9	3h Miscellaneous Device Control Register (R/W)	Reset Value = 00h
7	Floppy Drive Port Select: All system resources used to power manage the flo FDC addresses for decode: 0 = Secondary; 1 = Primary.	ppy drive use the primary or secondary
F0 Index 9	Ah-9Bh Floppy Disk Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	Floppy Disk Idle Timer Count: This idle timer is used to determine when the fl be powered down. The 16-bit value programmed here represents the period of system is alerted via an SMI. The timer is automatically reloaded with the count configured floppy drive's data port (I/O Port 3F5h or 375h). The counter uses a To enable this timer set F0 Index 81h[1] = 1.	floppy disk drive inactivity after which the t value whenever an access occurs to the
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[1].	

# Table 3-20. Primary Hard Disk Idle Timer and Trap Related Registers

Bit	Description	
F0 Index 8	Power Management Enable Register 2 (R/W)	Reset Value = 00h
0	<b>Primary Hard Disk Idle Timer Enable:</b> Turn on Primary Hard Disk Idle Timer Count Reate an SMI when the timer expires: 0 = Disable; 1 = Enable.	egister (F0 Index 98h) and gener-
	If an access occurs in the address ranges selected in F0 Index 93h[5], the timer is reloa	aded with the programmed count.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[0].	
F0 Index 8	Power Management Enable Register 3 (R/W)	Reset Value = 00h
0	Primary Hard Disk Trap: 0 = Disable; 1 = Enable.	
	If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93	3h[5], an SMI is generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[0].	
F0 Index 9	Miscellaneous Device Control Register (R/W)	Reset Value = 00h
5	Partial Primary Hard Drive Decode: This bit is used to restrict the addresses which ar accesses.	re decoded as primary hard drive
	0 = Power management monitors all reads and writes I/O Port 1F0h-1F7h, 3F6h-3F7h ( 1 = Power management monitors only writes to I/O Port 1F6h and 1F7h	excludes writes to 3F7h)
F0 Index 9	98h-99h Primary Hard Disk Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	Primary Hard Disk Idle Timer Count: This idle timer is used to determine when the pr that it can be powered down. The 16-bit value programmed here represents the period o which the system is alerted via an SMI. The timer is automatically reloaded with the coccurs to the configured primary hard disk's data port (configured in F0 Index 93h[5]). T base.	f primary hard disk inactivity after unt value whenever an access
	To enable this timer set F0 Index 81h[0] = 1.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[0].	

Table 3-21. Secondary Hard Disk Idle Timer and Trap Related Registers

Bit	Description	
F0 Index 8	3h Power Management Enable Register 4 (R/W)	Reset Value = 00h
7	<b>Secondary Hard Disk Idle Timer Enable:</b> Turn on Secondary Hard Disk Idle Timer Count Regenerate an SMI when the timer expires: 0 = Disable; 1 = Enable.	egister (F0 Index ACh) and
	If an access occurs in the address ranges selected in F0 Index 93h[4], the timer is reloaded w	ith the programmed count.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[4].	
6	Secondary Hard Disk Trap: 0 = Disable; 1 = Enable.	
	If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93h[4],	an SMI is generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[5].	
F0 Index 9	3h Miscellaneous Device Control Register (R/W)	Reset Value = 00h
4	<b>Partial Secondary Hard Drive Decode:</b> This bit is used to restrict the addresses which are drive accesses.	ecoded as secondary hard
	0 = Power management monitors all reads and writes I/O Port 170h-177h, 376h-377h (exclude 1 = Power management monitors only writes to I/O Port 176h and 177h	es writes to 377h)
F0 Index A	Ch-ADh Secondary Hard Disk Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	Secondary Hard Disk Idle Timer Count: This idle timer is used to determine when the secons that it can be powered down. The 16-bit value programmed here represents the period of sity after which the system is alerted via an SMI. The timer is automatically reloaded with the coaccess occurs to the configured secondary hard disk's data port (configured in F0 Index 93h[4] second timebase.	econdary hard disk inactiv- ount value whenever an
	To enable this timer set F0 Index 83h[7] = 1.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[4].	

# Table 3-22. User Defined Device 1 (UDEF1) Idle Timer and Trap Related Registers

Bit	Description		
F0 Index 8	1h	Power Management Enable Register 4 (R/W)	Reset Value = 00h
4		rice 1 (UDEF1) Idle Timer Enable: Turn on UDEF1 Idle Timer Count Reg n the timer expires: 0 = Disable; 1 = Enable.	ister (F0 Index A0h) and gen
		s in the programmed address range the timer is reloaded with the programorogramming is at F0 Index C0h (base address register) and CCh (control	
		us is reported at F1BAR+Memory Offset 00h/02h[0]. status is reported at F0 Index 85h/F5h[4].	
F0 Index 8	2h	Power Management Enable Register 3 (R/W)	Reset Value = 00h
4	User Defined Dev	rice 1 (UDEF1) Trap: 0 = Disable; 1 = Enable.	
		d and an access occurs in the programmed address range an SMI is gen Index C0h (base address register), and CCh (control register).	erated. UDEF1 address pro-
		us is reported at F1BAR+Memory Offset 00h/02h[9]. status is reported at F1BAR+Memory Offset 04h/06h[2].	
F0 Index A	NOh-A1h	User Defined Device 1 Idle Timer Count Register (R/W)	Reset Value = 0000h
	device after which access occurs to r (control register). To enable this time Top level SMI statu	t can be power managed. The 16-bit value programmed here represents the system is alerted via an SMI. The timer is automatically reloaded with memory or I/O address space configured in F0 Index C0h (base address of The counter uses a 1 second timebase.  For set F0 Index 81h[4] = 1.  Figure is reported at F1BAR+Memory Offset 00h/02h[0].  Figure is reported at F0 Index 85h/F5h[4].	the count value whenever ar
F0 Index C	Oh-C3h	User Defined Device 1 Base Address Register (R/W)	Reset Value = 000000000
31:0	timer resources) fo	vice 1 (UDEF1) Base Address [31:0]: This 32-bit register supports power a PCMCIA slot or some other device in the system. The value written is trap/timer logic. The device can be memory or I/O mapped (configured in	used as the address compar
F0 Index C	CCh	User Defined Device 1 Control Register (R/W)	Reset Value = 00h
	Memory or I/O Ma	apped: User Defined Device 1 is: 0 = I/O; 1 = Memory.	
7			
7 6:0	Mask:		
	-		
-	Mask:	0 = Disable write cycle tracking 1 = Enable write cycle tracking	
	Mask: If bit 7 = 0 (I/O):	· · ·	
	Mask: If bit 7 = 0 (I/O): Bit 6	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li></ul>	
-	Mask: If bit 7 = 0 (I/O): Bit 6 Bit 5	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li><li>1 = Enable read cycle tracking</li></ul>	
-	Mask: If bit 7 = 0 (I/O): Bit 6 Bit 5 Bits 4:0 If bit 7 = 1 (M/IO): Bits 6:0	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li><li>1 = Enable read cycle tracking</li></ul>	) and A[8:0] are ignored.

# Table 3-23. User Defined Device 2 (UDEF2) Idle Timer and Trap Related Registers

Bit	Description			
F0 Index 8	31h	Power Management Enable Register 4 (R/W)	Reset Value = 00h	
5		ice 2 (UDEF2) Idle Timer Enable: Turn on UDEF2 Idle Timer Count F the timer expires: 0 = Disable; 1 = Enable.	Register (F0 Index A2h) and gen-	
		s in the programmed address range the timer is reloaded with the progogramming is at F0 Index C4h (base address register) and CDh (cont		
		s is reported at F1BAR+Memory Offset 00h/02h[0]. status is reported at F0 Index 85h/F5h[5].		
F0 Index 8	i2h	Power Management Enable Register 3 (R/W)	Reset Value = 00h	
5	If this bit is enabled gramming is at F0 Top level SMI statu	ice 2 (UDEF2) Trap: 0 = Disable; 1 = Enable.  d and an access occurs in the programmed address range an SMI is g Index C4h (base address register) and CDh (control register).  is is reported at F1BAR+Memory Offset 00h/02h[9].  status is reported at F1BAR+Memory Offset 04h/06h[3].	generated. UDEF2 address pro-	
F0 Index A	\2h-A3h	User Defined Device 2 Idle Timer Count Register (R/W)	Reset Value = 0000h	
15:0	User Defined Device 2 (UDEF2) Idle Timer Count: This idle timer determines when the device configured as UDEF2 is not in use so that it can be power managed. The 16-bit value programmed here represents the period of inactivity for this device after which the system is alerted via an SMI. The timer is automatically reloaded with the count value whenever an access occurs to memory or I/O address space configured in the F0 Index C4h (base address register) and F0 Index CDh (control register). The counter uses a 1 second timebase.  To enable this timer set F0 Index 81h[5] = 1.  Top level SMI status reporting is at F1BAR+Memory Offset 00h/02h[0] and secondary level SMI status reporting is at F0 Index 85h/F5h[5].			
F0 Index (	24h-C7h	User Defined Device 2 Base Address Register (R/W)	Reset Value = 00000000h	
	User Defined Dev	O (IDEED) D. A.I. FOLOT TIL COLUMN		
31:0		ice 2 (UDEF2) Base Address [31:0]: This 32-bit register supports por a PCMCIA slot or some other device in the system. The value written trap/timer logic. The device can be memory or I/O mapped (configured	is used as the address compar-	
31:0 <b>F0 Index (</b>	ator for the device t	r a PCMCIA slot or some other device in the system. The value written	n is used as the address compar-	
	ator for the device t	r a PCMCIA slot or some other device in the system. The value written trap/timer logic. The device can be memory or I/O mapped (configured	n is used as the address compard in F0 Index CDh).	
F0 Index (	ator for the device t	r a PCMCIA slot or some other device in the system. The value written trap/timer logic. The device can be memory or I/O mapped (configured User Defined Device 2 Control Register (R/W)	n is used as the address compard in F0 Index CDh).	
F0 Index (	ator for the device to CDh  Memory or I/O Ma  Mask:  If bit 7 = 0 (I/O):  Bit 6  Bit 5	r a PCMCIA slot or some other device in the system. The value written trap/timer logic. The device can be memory or I/O mapped (configured User Defined Device 2 Control Register (R/W) apped: User Defined Device 2 is: 0 = I/O; 1 = Memory.  0 = Disable write cycle tracking 1 = Enable write cycle tracking 0 = Disable read cycle tracking 1 = Enable read cycle tracking	n is used as the address compar- d in F0 Index CDh).	
F0 Index 0	ator for the device to CDh  Memory or I/O Ma  Mask:  If bit 7 = 0 (I/O):  Bit 6	r a PCMCIA slot or some other device in the system. The value written trap/timer logic. The device can be memory or I/O mapped (configured User Defined Device 2 Control Register (R/W) apped: User Defined Device 2 is: 0 = I/O; 1 = Memory.  0 = Disable write cycle tracking 1 = Enable write cycle tracking 0 = Disable read cycle tracking	n is used as the address compard in F0 Index CDh).  Reset Value = 00h	

Table 3-24. User Defined Device 3 (UDEF3) Idle Timer and Trap Related Registers

Bit	Description		
F0 Index 8	31h	Power Management Enable Register 4 (R/W)	Reset Value = 00h
6		rice 3 (UDEF3) Idle Timer Enable: Turn on UDEF3 Idle Timer Count Require timer expires: 0 = Disable; 1 = Enable.	gister (F0 Index A4h) and gen
		s in the programmed address range the timer is reloaded with the progra rogramming is at F0 Index C8h (base address register) and CEh (control	
		us is reported at F1BAR+Memory Offset 00h/02h[0]. status is reported at F0 Index 85h/F5h[6].	
F0 Index 8	32h	Power Management Enable Register 3 (R/W)	Reset Value = 00h
6	User Defined Dev	rice 3 (UDEF3) Trap: 0 = Disable; 1 = Enable.	
		d and an access occurs in the programmed address range an SMI is ger Index C8h (base address register) and CEh (control register).	erated. UDEF3 address pro-
	'	us is reported at F1BAR+Memory Offset 00h/02h[9]. status is reported at F1BAR+Memory Offset 04h/06h[4].	
F0 Index A	A4h-A5h	User Defined Device 3 Idle Timer Count Register (R/W)	Reset Value = 0000h
	device after which access occurs to r UDEF3 Control Re To enable this time Top level SMI statu	t can be power managed. The 16-bit value programmed here represents the system is alerted via an SMI. The timer is automatically reloaded with memory or I/O address space configured in the UDEF3 Base Address Register (F0 Index CEh). The counter uses a 1 second timebase. For set F0 Index 81h[6] = 1.  Substitution of the second sec	the count value whenever ar
F0 Index C	C8h-CBh	User Defined Device 3 Base Address Register (R/W)	Reset Value = 000000000
31:0	timer resources) fo	rice 3 (UDEF3) Base Address [31:0]: This 32-bit register supports power a PCMCIA slot or some other device in the system. The value written is trap/timer logic. The device can be memory or I/O mapped (configured in	used as the address compar
F0 Index C	CEh	User Defined Device 3 Control Register (R/W)	Reset Value = 00h
7	Memory or I/O Ma	apped: User Defined Device 3 is: 0 = I/O; 1 = Memory.	
,			
6:0	Mask:		
	<b>Mask:</b> If bit 7 = 0 (I/O):		
		0 = Disable write cycle tracking 1 = Enable write cycle tracking	
	If bit 7 = 0 (I/O):	·	
	If bit 7 = 0 (I/O): Bit 6	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li></ul>	
	If bit 7 = 0 (I/O): Bit 6	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li><li>1 = Enable read cycle tracking</li></ul>	
	If bit 7 = 0 (I/O): Bit 6 Bit 5 Bits 4:0 If bit 7 = 1 (M/IO): Bits 6:0	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li><li>1 = Enable read cycle tracking</li></ul>	.) and A[8:0] are ignored.

Although not considered as device idle timers, two additional timers are provided by the CS5530. The Video Idle Timer used for Suspend-determination and the VGA Timer used for SoftVGA.

These timers and their associated programming bits are listed in Tables 3-25 and 3-26.

Table 3-25. Video Idle Timer and Trap Related Registers

Bit	Description				
F0 Index 81h		Power Management Enable Register 2 (R/W)	Reset Value = 00h		
7		<b>Timer Enable:</b> Turn on Video Idle Timer Count Register (F0 Index A6 = Disable; 1 = Enable.	sh) and generate an SMI when		
	If an access occurs reloaded with the p	in the video address range (sets bit 0 of the GXLV processor's PSERI rogrammed count.	AL Register) the timer is		
	· •	s is reported at F1BAR+Memory Offset 00h/02h[0]. tatus is reported at F0 Index 85h/F5h[7].			
F0 Index	82h	Power Management Enable Register 3 (R/W)	Reset Value = 00h		
7	If this bit is enabled ister) an SMI is gen Top level SMI status	o: 0 = Disable; 1 = Enable. and an access occurs in the video address range (sets bit 0 of the GX erated. s is reported at F1BAR+Memory Offset 00h/02h[0]. tatus is reported at F0 Index 86h/F6h[7].	(LV processor's PSERIAL Reg-		
F0 Index	A6h-A7h	Video Idle Timer Count Register (R/W)	Reset Value = 0000h		
15:0	Suspend-determina the system is alerte controller space. The In a GXLV processor the CS5530 via the	ount: This idle timer determines when the graphics subsystem has be tion algorithm. The 16-bit value programmed here represents the period via an SMI. The count in this timer is automatically reset whenever are counter uses a 1 second timebase. In based system the graphics controller is embedded in the CPU, so vice serial connection (PSERIAL register, bit 0) from the processor. The CS is on PCI (3Bxh, 3h, 3Dxh and A000h-B7FFh) in the event an external	od of video inactivity after which access occurs to the graphics deo activity is communicated to 05530 also detects accesses to		
	To enable this timer	set F0 Index 81h[7] = 1.	-		
	· ·	s is reported at F1BAR+Memory Offset 00h/02h[0]. tatus is reported at F0 Index 85h/F5h[7].			

# Table 3-26. VGA Timer Related Registers

Bit	Description	
Index 83h	Power Management Enable Register 4 (R/W)	Reset Value = 00h
3	VGA Timer Enable: Turn on VGA Timer and generate an SMI when the timer reaches 0: 0 = 0	Disable; 1 = Enable
	If an access occurs in the programmed address range the timer is reloaded with the programm gramming is at F0 Index 8Eh and F0 Index 8Bh[6]	ned count. VGA Timer pro-
	SMI Status reporting is at F1BAR+Memory Offset 00h/02h[6] (only).	
Index 8Bh	General Purpose Timer 2 Control Register (R/W)	Reset Value = 00h
6	VGA Timer Base: Selects timebase for VGA Timer Register (F0 Index 8Eh): 0 = 1 ms; 1 = 32	μs.
Index 8Eh	VGA Timer Count Register (R/W)	Reset Value = 00h
7:0	VGA Timer Load Value: This field represents the load value for VGA Timer. It is loaded into the is enabled (F0 Index 83h[3] = 1). The counter is decremented with each clock of the configured 8Bh[6]). Upon expiration of the counter, an SMI is generated and the status is reported in F1Bn 00h/02h[6] (only). Once expired, this counter must be re-initialized by either disabling and enable count value here.	d timebase (F0 Index AR+Memory Offset
	This counter's timebase is 1 ms.	

## 3.4.3.2 General Purpose Timers

The CS5530 contains two general purpose idle timers, General Purpose Timer 1 (F0 Index 88h) and General Purpose Timer 2 (F0 Index 8Ah). These two timers are similar to the Device Idle Timers in that they count down to zero unless re-triggered, and generate an SMI when they reach zero. However, these are 8-bit timers instead of 16 bits, they have a programmable timebase, and the events which reload these timers are configurable. These timers are typically used for an indication of system inactivity for Suspend determination.

General Purpose Timer 1 can be re-triggered by activity to any of the configured user defined devices, keyboard and mouse, parallel and serial, floppy disk, or hard disk. General Purpose Timer 2 can be re-triggered by a transition on the GPIO7 pin (if GPIO7 is properly configured). Configuration of the GPIO7 is explained in Section 3.4.3.4 "General Purpose I/O Pins" on page 73.

When a General Purpose Timer is enabled or when an event reloads the timer, the timer is loaded with the configured count value. Upon expiration of the timer an SMI is generated and a status flag is set. Once expired, this counter must be re-initialized by disabling and enabling it.

The timebase for both General Purpose Timers can be configured as either 1 second (default) or 1 millisecond. The registers at F0 Index 89h and 8Bh are the control registers for the General Purpose Timers. Table 3-27 show the bit formats for these registers.

Table 3-27. General Purpose Timers and Control Registers

Bit	Description	
F0 Index 8	8h General Purpose Timer 1 Count Register (R/W)	Reset Value = 00h
7:0	<b>General Purpose Timer 1 Count:</b> This field represents the load value for GP Timer 1. This va 8-bit or 16-bit counter (selected in F0 Index 8Bh[4]). It is loaded into the counter when the time 83h[0] = 1). Once enabled, an enabled event (configured in F0 Index 89h[6:0]) reloads the time	er is enabled (F0 Index
	The counter is decremented with each clock of the configured timebase. Upon expiration of th ated and the top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. The secor reported at F1BAR+Memory Offset 04h/06h[0]).	
	Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a	a new count value here.
	This counter's timebase can be configured as 1 msec or 1 sec at F0 Index 89h[7].	
F0 Index 8	9h General Purpose Timer 1 Control Register (R/W)	Reset Value = 00h
7	Timebase for General Purpose Timer 1: Selects timebase for GP Timer 1 (F0 Index 88h): 0	= 1 sec; 1 = 1 msec.
6	Re-trigger General Purpose Timer 1 on User Defined Device 3 (UDEF3) Activity: 0 = Disa	able; 1 = Enable.
	Any access to the configured (memory or I/O) address range for UDEF3 reloads GP Timer 1. programming is at F0 Index C8h (base address register) and CEh (control register).	UDEF3 address
5	Re-trigger General Purpose Timer 1 on User Defined Device 2 (UDEF2) Activity: 0 = Disa	able; 1 = Enable.
	Any access to the configured (memory or I/O) address range for UDEF2 reloads GP Timer 1. programming is at F0 Index C4h (base address register) and CDh (control register).	UDEF2 address
4	Re-trigger General Purpose Timer 1 on User Defined Device 1 (UDEF1) Activity: 0 = Disa	able; 1 = Enable.
	Any access to the configured (memory or I/O) address range for UDEF1 reloads GP Timer 1. programming is at F0 Index C0h (base address register) and CCh (control register)	UDEF1 address
3	Re-trigger General Purpose Timer 1 on Keyboard or Mouse Activity: 0 = Disable; 1 = Ena	able
	Any access to the keyboard or mouse I/O address range (listed below) reloads GP Timer 1.  Keyboard Controller: I/O Ports 060h/064h	
	COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included) COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)	
2	Re-trigger General Purpose Timer 1 on Parallel/Serial Port Activity: 0 = Disable; 1 = Enable	ole.
	Any access to the parallel or serial port I/O address range (listed below) reloads the GP Times LPT1: I/O Port 378h-37Fh, 778h-77Ah LPT2: I/O Port 278h-27Fh, 678h-67Ah	r 1.
	COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded)  COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded)	
	COM3: I/O Port 3E8h-3EFh COM4: I/O Port 2E8h-2EFh	
1	Re-trigger General Purpose Timer 1 on Floppy Disk Activity: 0 = Disable; 1 = Enable.	
	Any access to the floppy disk drive address ranges (listed below) reloads GP Timer 1. Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h Secondary floppy disk: I/O Port 372h-375h, 377h	
	The active floppy drive is configured via F0 Index 93h[7].	
0	Re-trigger General Purpose Timer 1 on Primary Hard Disk Activity: 0 = Disable; 1 = Enab	ole.
	Any access to the primary hard disk drive address range selected in F0 Index 93h[5] reloads (	GP Timer 1.

Table 3-27. General Purpose Timers and Control Registers (Continued)

Bit	Description			
F0 Index	8Ah General Purpose Timer 2 Count Register (R/W)	Reset Value = 00h		
7:0	<b>General Purpose Timer 2 Count:</b> This field represents the load value for GP Timer 2. This va 8-bit or 16-bit counter (configured in F0 Index 8Bh[5]). It is loaded into the counter when the till 83h[1] = 1). Once the timer is enabled and a transition occurs on GPIO7, the timer is re-loaded.	mer is enabled (F0 Index		
	The counter is decremented with each clock of the configured timebase. Upon expiration of th ated and the top level of status is F1BAR+Memory Offset 00h/02h[9] and the second level of sF1BAR+Memory Offset 04h/06h[1]).	,		
	Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a	a new count value here.		
	For GPIO7 to act as the reload for this counter, it must be enabled as such (F0 Index 8Bh[2]) a input (F0 Index 90h[7]).	and be configured as an		
	This counter's timebase can be configured as 1 msec or 1 sec in F0 Index 8Bh[3].			
F0 Index	8Bh General Purpose Timer 2 Control Register (R/W)	Reset Value = 00h		
7	Re-trigger General Purpose Timer 1 on Secondary Hard Disk Activity: 0 = Disable; 1 = El	nable.		
	Any access to the secondary hard disk drive address range selected in F0 Index 93h[4] reload	ls GP Timer 1.		
6	VGA Timer Base: Selects timebase for VGA Timer Register (F0 Index 8Eh): 0 = 1 ms; 1 = 32	μs.		
5	General Purpose Timer 2 Shift: GP Timer 2 is treated as an 8-bit or 16-bit timer: 0 = 8-bit; 1	= 16-bit.		
	As an 8-bit timer, the count value is loaded into GP Timer 2 Count Register (F0 Index 8Ah).			
	As a 16-bit timer, the value loaded into GP Timer 2 Count Register is shifted left by eight bits, t zero, and this 16-bit value is used as the count for GP Timer 2.	he lower eight bits become		
4	General Purpose Timer 1 Shift: GP Timer 1 is treated as an 8-bit or 16-bit timer: 0 = 8-bit; 1	= 16-bit.		
	As an 8-bit timer, the count value is that loaded into GP Timer 1 Count Register (F0 Index 88h).			
	As a 16-bit timer, the value loaded into GP Timer 1 Count Register is shifted left by eight bit, the zero, and this 16-bit value is used as the count for GP Timer 1.	ne lower eight bits become		
3	Time Basis for General Purpose Timer 2: Selects timebase for GP Timer 2 (F0 Index 8Ah):	0 = 1 sec; 1 = 1 msec.		
2	Re-trigger General Purpose Timer 2 on GPIO7 Pin Transition: A configured transition on the Timer 2 (F0 Index 8Ah): 0 = Disable; 1 = Enable.	ne GPIO7 pin reloads GP		
	F0 Index 92h[7] selects whether a rising- or a falling-edge transition acts as a reload. For GPIC be configured as an input (F0 Index 90h[7] = 0).	7 to work here, it must firs		
1:0	Reserved: Set to 0.			

### 3.4.3.3 ACPI Timer Register

The ACPI Timer Register (F1BAR+Memory Offset 1Ch or at I/O Port 121Ch in Silicon Revision 1.3 and above provides the ACPI counter. The counter counts at 14.31818/4 MHz (3.579545 MHz). If SMI generation is enabled (F0 Index 83h[5] = 1), an SMI is generated when bit 23 toggles. Table 3-28 shows the ACPI Timer Count register and the ACPI Timer SMI enable bit.

## V-ACPI I/O Register Space

The register space designated as V-ACPI (Virtualized ACPI) I/O does not physically exist in the CS5530. ACPI is supported in the CS5530 by virtualizing this register space. In order for ACPI to be supported, the V-ACPI module must be included in the BIOS. The register descriptions that follow, are supplied here for reference only.

Fixed Feature space registers are required to be implemented by all ACPI-compatible hardware. The Fixed Feature registers in the V-ACPI solution are mapped to normal I/O space starting at offset AC00h. However, the designer can relocate this register space at compile time, hereafter referred to as ACPI\_BASE. Registers within the V-ACPI I/O space must only be accessed on their defined boundaries. For example, BYTE aligned registers must not be accessed via WORD I/O instructions, WORD aligned registers must not be accessed as DWORD I/O instructions, etc.

Table 3-29 summarizes the registers available in the V-ACPI I/O Register Space. The "Reference" column gives a table and page number where the bit formats for the registers are located.

## Table 3-28. ACPI Timer Related Registers/Bits

Bit	Description		
F1BAR+N	lemory Offset 1Ch-1Fh (Note)	ACPI Timer Count Register (RO)	Reset Value = 00FFFFFCh
_	• • • • • • • • • • • • • • • • • • • •	egister provides the ACPI counter. The counter of lex 83h[5], an SMI is generated when the MSB to	•
	SMI status is reported at F1BAR+M vel SMI status is reported at F0 Ind	,	
31:24	Reserved: Always returns 0.		
23:0	Counter		
Note: Th	e ACPI Timer Count Register is acc	cessible through I/O Port 121Ch in Silicon Revision	on 1.3 and above.
F0 Index	83h Po	ower Management Enable Register 4 (R/W)	Reset Value = 00h
5	1	eration for MSB toggles on the ACPI Timer (F1B) d above): 0 = Disable; 1 = Enable.	AR+Memory Offset 1Ch or I/O Port
	Top level SMI status is reported a Second level SMI status is reported	at F1BAR+Memory Offset 00h/02h[0].	

## Table 3-29. V-ACPI I/O Register Space Summary

ACPI_ BASE	Туре	Align	Length	Name	Reset Value	Reference (Table 4- 32)
00h-03h	R/W	4	4	P_CNT: Processor Control Register	00h	Page 217
04h	RO	1	1	P_LVL2: Enter C2 Power State Register	00h	Page 217
05h		1	1	Reserved	00h	Page 217
06h	R/W	1	1	SMI_CMD: OS/BIOS Requests Register (ACPI enable/disable port)	00h	Page 217
07h		1	1	Reserved	00h	Page 218
08h-09h	R/W	2	2	PM1A_STS: PM1A Status Register	00h	Page 218
0Ah-0Bh	R/W	2	2	PM1A_EN: PM1A Enable Register	00h	Page 218
0Ch-0Dh	R/W	4	2	PM1A_CNT: PM1A Control Register	00h	Page 218
0Eh-0Fh	R/W	2	2	SETUP_IDX: Setup Index Register (V-ACPI internal index register)	00h	Page 219
10h-11h	R/W	2	2	GPE0_STS: General Purpose Event 0 Status Register	00h	Page 219
12h-13h	R/W	2	2	GPE0_EN: General Purpose Event 0 Enable Register	00h	Page 220
14h-17h	R/W	4	4	SETUP_DATA: Setup Data Register (V-ACPI internal data register)	00h	Page 220
18h-1Fh			8	Reserved For Future V-ACPI Implementations	00h	Page 220

#### 3.4.3.4 General Purpose I/O Pins

The CS5530 provides up to eight GPIO (general purpose I/O) pins. Five of the pins (GPIO[7:4] and GPIO1) have alternate functions. Table 3-30 shows the bits used for GPIO pin function selection.

Each GPIO pin can be configured as an input or output. GPIO[7:0] can be independently configured to act as edge-sensitive SMI events. Each pin can be enabled and configured to be either positive-edge sensitive or negative-edge sensitive. These pins then cause an SMI to be generated when an appropriate edge condition is detected. The power management status registers indicate that a GPIO external SMI event has occurred.

The GPIO Pin Direction Register 1 (F0 Index 90h) selects whether the GPIO pin is an input or output. The GPIO Pin

Data Register 1 (F0 Index 91h) contains the direct values of the GPIO pins. Write operations are valid only for bits defined as output. Reads from this register will read the last written value if the pin is an output.

GPIO Control Register 1 (F0 Index 92h) configures the operation of the GPIO pins for their various alternate functions. Bits [5:3] set the edge sensitivity for generating an SMI on the GPIO[2:0] (input) pins respectively. Bits [2:0] enable the generation of an SMI. Bit 6 enables GPIO6 to act as the lid switch input. Bit 7 determines which edge transition will cause the General Purpose Timer 2 (F0 Index 8Ah) to reload.

Table 3-31 shows the bit formats for the GPIO pin configuration and control registers.

Table 3-30. GPIO Pin Function Selection

Bit	Description		
F0 Index 43h		USB Shadow Register (R/W)	Reset Value = 03h
6	<b>Enable SA20:</b> Pin AD22 configuration: 0 = GPIO4; 1 = SA20. If F0 Index 43h bit 6 or bit 2 is set to 1, then pin AD22 = SA20.		
2	<b>Enable SA[23:20]:</b> Pins AF23, AE23, AC21, and AD22 configuration: 0 = GPIO[7:4]; 1 = SA[23:20]. If F0 Index 43h bit 6 or bit 2 is set to 1, then pin AD22 = SA20.		
F3BAR+Memory Offset 08h-0Bh Codec Status Register (R/W) Reset Value = 00			Reset Value = 00000000h
21	Enable SDATA_IN2: Pin AE24 functions as: 0 = GPIO1; 1 = SDATA_IN2.		
	For this pin to function as SDATA_IN2, it must first be configured as an input (F0 Index 90h[1] = 0).		

### Table 3-31. GPIO Pin Configuration/Control Registers

Bit	Description	
F0 Index 9	GPIO Pin Direction Register 1 (R/W)	Reset Value = 00h
7	GPIO7 Direction: Selects if GPIO7 is an input or output: 0 = Input; 1 = Output.	
6	GPIO6 Direction: Selects if GPIO6 is an input or output: 0 = Input; 1 = Output.	
5	<b>GPIO5 Direction:</b> Selects if GPIO5 is an input or output: 0 = Input; 1 = Output.	
4	GPIO4 Direction: Selects if GPIO4 is an input or output: 0 = Input; 1 = Output.	
3	GPIO3 Direction: Selects if GPIO3 is an input or output: 0 = Input; 1 = Output.	
2	<b>GPIO2 Direction:</b> Selects if GPIO2 is an input or output: 0 = Input; 1 = Output.	
1	GPIO1 Direction: Selects if GPIO1 is an input or output: 0 = Input; 1 = Output.	
0	<b>GPIO0 Direction:</b> Selects if GPIO0 is an input or output: 0 = Input; 1 = Output.	
the	veral of these pins have specific alternate functions. The direction configured here must be consistent alternate function.	•
F0 Index 9	91h GPIO Pin Data Register 1 (R/W)	Reset Value = 00h
7	<b>GPIO7 Data:</b> Reflects the level of GPIO7: 0 = Low; 1 = High.	
6	<b>GPIO6 Data:</b> Reflects the level of GPIO6: 0 = Low; 1 = High.	
5	<b>GPIO5 Data:</b> Reflects the level of GPIO5: 0 = Low; 1 = High.	
4	<b>GPIO4 Data:</b> Reflects the level of GPIO4: 0 = Low; 1 = High.	
3	<b>GPIO3 Data:</b> Reflects the level of GPIO3: 0 = Low; 1 = High.	
2	GPIO2 Data: Reflects the level of GPIO2: 0 = Low; 1 = High.	
1	GPIO1 Data: Reflects the level of GPIO1: 0 = Low; 1 = High.	
0	GPIO0 Data: Reflects the level of GPIO0: 0 = Low; 1 = High.	
	s register contains the direct values of GPIO[7:0] pins. Write operations are valid only for bits defined a register will read the last written value if the pin is an output. The pins are configured as inputs or out	•

## Table 3-31. GPIO Pin Configuration/Control Registers (Continued)

Bit	Description				
F0 Index 92h GPIO Control Register 1 (R/W) Reset Value = 00					
7	GPIO7 Edge Sense for Reload of General Purpose Timer 2: Selects which edge transition of GPIO7 causes GP Timer 2 to reload: 0 = Rising; 1 = Falling, (Note 2)				
6	GPIO6 Enabled as Lid Switch: Allows GPIO6 to act as the lid switch input: 0 = GPIO6; 1 = Lid switch.				
	When enabled, every transition of the GPIO6 pin causes the lid switch status to toggle and generate an SMI.				
	The top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[3].				
	If GPIO6 is enabled as the lid switch, F0 Index 87h/F7h[4] reports the current status of the lid's position.				
5	<b>GPIO2 Edge Sense for SMI:</b> Selects which edge transition of the GPIO2 pin generates an SMI: 0 = Rising; 1 = Falling.				
	Bit 2 must be set to enable this bit.				
4	<b>GPIO1 Edge Sense for SMI:</b> Selects which edge transition of the GPIO1 pin generates an SMI: 0 = Rising; 1 = Falling.				
	Bit 1 must be set to enable this bit.				
3	<b>GPIO0 Edge Sense for SMI:</b> Selects which edge transition of the GPIO0 pin generates an SMI: 0 = Rising; 1 = Falling.				
	Bit 0 must be set to enable this bit.				
2	<b>Enable GPIO2 as an External SMI Source:</b> Allow GPIO2 to be an external SMI source and generate an SMI on either rising or falling edge transition (depends upon setting of bit 5): 0 = Disable; 1 = Enable (Note 3).				
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 87h/F7h[7].				
1	<b>Enable GPIO1 as an External SMI Source:</b> Allow GPIO1 to be an external SMI source and generate an SMI on either rising- or falling-edge transition (depends upon setting of bit 4): 0 = Disable; 1 = Enable (Note 3).				
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 87h/F7h[6].				
0	<b>Enable GPIO0 as an External SMI Source:</b> Allow GPIO0 to be an external SMI source and generate an SMI on either rising or falling edge transition (depends upon setting of bit 3): 0 = Disable; 1 = Enable (Note 3)				
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status reporting is at F0 Index 87h/F7h[5].				
Motos: 1)	For any of the above bits to function properly, the respective GPIO pin must be configured as an input (F0 Index 90h).				

**Notes:** 1) For any of the above bits to function properly, the respective GPIO pin must be configured as an input (F0 Index 90h).

- 2) GPIO7 can generate an SMI (F0 Index 97h[3]) or re-trigger General Purpose Timer 2 (F0 Index 8Bh[2]) or both.
- 3) If GPIO[2:0] are enabled as external SMI sources, they are the only GPIOs that can be used as SMI sources to wake-up the system from Suspend when the clocks are stopped.

Table 3-31. GPIO Pin Configuration/Control Registers (Continued)

R/W)  Reset Value = 00h  GPIO7 pin generates an SMI:  GPIO5 pin generates an SMI:
e GPIO5 pin generates an SMI:
e GPIO5 pin generates an SMI:
e GPIO4 pin generates an SMI:
e GPIO3 pin will cause an external SMI:
n external SMI source and to generate an SMI on eithe D = Disable; 1 = Enable.
2h[0].
n external SMI source and to generate an SMI on eithed and Enable; 1 = Enable.
2h[0].
n external SMI source and to generate an SMI on eithe 0 = Disable; 1 = Enable.
2h[0].
n external SMI source and to generate an SMI on eithe
= Disable; 1 = Enable. 2h[0].

# 3.4.3.5 Power Management SMI Status Reporting Registers

The CS5530 updates status registers to reflect the SMI sources. Power management SMI sources are the device idle timers, address traps, and general purpose I/O pins.

Power management events are reported to the processor through the SMI# pin. It is active low. When an SMI is initiated, the SMI# pin is asserted low and is held low until all SMI sources are cleared. At that time, SMI# is deasserted.

All SMI sources report to the Top Level SMI Status Register (F1BAR+Memory Offset 02h) and the Top Level SMI Status Mirror Register (F1BAR+Memory Offset 00h). The Top SMI Status and Status Mirror Registers are the top level of hierarchy for the SMI Handler in determining the source of an SMI. These two registers are identical except that reading the register at F1BAR+Memory Offset 02h clears the status.

Since all SMI sources report to the Top Level SMI Status Register, many of its bits combine a large number of events requiring a second level of SMI status reporting. The second level of SMI status reporting is set up very much like the top level. There are two status reporting reg-

isters, one "read only" (mirror) and one "read to clear". The data returned by reading either offset is the same, the difference between the two being that the SMI can not be cleared by reading the mirror register.

Figure 3-7 shows an example SMI tree for checking and clearing the source of General Purpose Timers and the User Defined Trap generated SMI.

Table 3-32 shows the bit formats of the read to clear Top Level SMI Status Register (F1BAR+Memory Offset 02h). Table 3-33 shows the bit formats of the read to clear second level SMI status registers. For information regarding the location of the corresponding mirror register, refer to the note in the footer of the register description.

Keep in mind, all SMI sources in the CS5530 are reported into the Top Level SMI Status Registers (F1BAR+Memory Offset 00h/02h); however, this discussion is regarding power management SMIs. For details regarding audio SMI events/reporting, refer to Section 3.7.2.2 "Audio SMI Related Registers" on page 120.




Figure 3-7. General Purpose Timer and UDEF Trap SMI Tree Example

Table 3-32. Top Level SMI Status Register (Read to Clear)

Bit	Description			
F1BAR+Memory Offset 02h-03h Top Level SMI Status Register (RC) Reset Value = 0000				
15		<b>le Mirror (Read to Clear):</b> This bit mirrors the Suspend Note SMI handler to determine if the SMI Speedup Disable .		
14	SMI Source is USB (Read t	o Clear): SMI was caused by USB activity? 0 = No; 1 = Y	Yes.	
	SMI generation is configured	l in F0 Index 42h[7:6].		
13	SMI Source is Warm Reset 0 = No; 1 = Yes.	Command (Read to Clear): SMI was caused by Warm	Reset command?	
12	SMI Source is NMI (Read to	Clear): SMI was caused by NMI activity? 0 = No; 1 = Ye	es.	
11:10	Reserved (Read to Clear):	Always reads 0.		
9	caused by expiration of GP Space? 0 = No; 1 = Yes.	pose Timers/User Defined Device Traps/Register Spa Fimer 1/2; trapped access to UDEF3/2/1; trapped access		
		und at F1BAR+Memory Offset 04h/06h.		
8	SMI Source is Software Ge	nerated (Read to Clear): SMI was caused by software?	0 = No; 1 = Yes.	
7	SMI on an A20M# Toggle (F which initiates an A20M# SM	Read to Clear): SMI was caused by an access to either PII? $0 = No$ ; $1 = Yes$ .	ort 092h or the keyboard command	
	This method of controlling th	e internal A20M# in the GXLV processor is used instead	of a pin.	
	SMI generation enabling is a	t F0 Index 53h[0].		
6	SMI Source is a VGA Time (F0 Index 8Eh)? 0 = No; 1 =	Yevent (Read to Clear): SMI was caused by the expirating Yes.	on of the VGA Timer	
	SMI generation enabling is a	t F0 Index 83h[3].		
5	serial connection (PSERIAL	ce (IRQ2) (Read to Clear): SMI was caused by a video register, bit 7) from the GXLV processor? 0 = No; 1 = Yes		
4.0	SMI generation enabling is a			
4:2	Reserved (Read to Clear):	•	Sana 2 O Novi 1 Van	
ı		ace (Read to Clear): SMI was caused by the audio interf gisters is found in F3BAR+Memory Offset 10h/12h.	ace? $0 = NO$ ; $1 = Yes$ .	
0		gement Event (Read to Clear): SMI was caused by one	of the nower management	
U	resources? 0 = No; 1 = Yes.	gement Event (nead to clear). Own was caused by one	of the power management	
	· ·	und at F0 Index 84h-87h/F4h-F7h.		
	Note: The status for the Ge	neral Purpose Timers and the User Device Defined Traps	s are checked separately in bit 9.	
Note: Re	ading this register clears all the	SMI status bits. Note that bits 9, 1, and 0 have another I	level (second) of status reporting.	
		s register exists at F1BAR+Memory Offset 00h. If the value consequently deasserting SMI), the Mirror register may be		

# Table 3-33. Second Level Pwr Mgmnt SMI Status Reporting Registers (Read to Clear)

Bit	Description			
F1BAR+Memory Offset 06h-07h Second Level General Traps/Timers Reset Value = 0000h SMI Status Register (RC)				
15:6	Reserved (Read to Clear)			
5	PCI Function Trap (Read to 0 = No; 1 = Yes.	Clear): SMI was caused by a trapped configuration cycle	e (listed below)?	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	Trapped Access to F2 Registe Trapped Access to F3 Registe Trapped Access to F4 Registe	er Space; SMI generation enabling is at F0 Index 41h[3]. Fr Space; SMI generation enabling is at F0 Index 41h[6]. Fr Space; SMI generation enabling is at F0 Index 42h[0]. Fr Space; SMI generation enabling is at F0 Index 42h[1]. Fr Space; SMI generation enabling is at F0 Index 42h[1].	ndex 41h[0].	
4	• •	ess to User Defined Device 3 (Read to Clear): SMI was d Device 3 (F0 Index C8h)? 0 = No; 1 = Yes.	s caused by a trapped I/O or mem-	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	SMI generation enabling is at	F0 Index 82h[6].		
3		ess to User Defined Device 2 (Read to Clear): SMI was d Device 2 (F0 Index C4h)? 0 = No; 1 = Yes.	s caused by a trapped I/O or mem-	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	SMI generation enabling is at	F0 Index 82h[5].		
2		ess to User Defined Device 1 (Read to Clear): SMI was d Device 1 (F0 Index C0h)? 0 = No; 1 = Yes.	s caused by a trapped I/O or mem-	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	SMI generation enabling is at	F0 Index 82h[4].		
1	SMI Source is Expired Gene Purpose Timer 2 (F0 Index 8A	ral Purpose Timer 2 (Read to Clear): SMI was caused h)? 0 = No; 1 = Yes.	by the expiration of General	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	SMI generation enabling is at	F0 Index 83h[1].		
0	SMI Source is Expired Gene Purpose Timer 1 (F0 Index 88	ral Purpose Timer 1 (Read to Clear): SMI was caused h)? 0 = No; 1 = Yes.	by the expiration of General	
	This is the second level of SM	I status reporting. The top level is reported in F1BAR+M	emory Offset 00h/02h[9].	
	SMI generation enabling is at	F0 Index 83h[0].		
Note: Re	ading this register clears all the	SMI status bits.		
	•	register exists at F1BAR+Memory Offset 04h. If the valuonsequently deasserting SMI), the Mirror register may be	•	

# Table 3-33. Second Level Pwr Mgmnt SMI Status Reporting Registers (Read to Clear) (Continued)

Bit	Description	
F0 Index F4h Second Level Power Management Status Register 1 (RC)		
7:5	Reserved	
4	Game Port SMI Status (Read to Clear): SMI was caused by a R/W access to game port (I/O Port 200h and 201h)? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].	
	Game Port Read SMI generation enabling is at F0 Index 83h[4].  Game Port Write SMI generation enabling is at F0 Index 53h[3].	
3	<b>GPIO7 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO7 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].	
	SMI generation enabling is at F0 Index 97h[3].	
2	<b>GPIO5 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO5 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].	
	SMI generation enabling is at F0 Index 97h[2].	
1	<b>GPIO4 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO4 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 97h[1].	
0	<b>GPIO3 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO3 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].	
	SMI generation enabling is at F0 Index 97h[0].	
Note: Pr	operly-configured means that the GPIO pin must be enabled as a GPIO, an input, and to cause an SMI.	
	is register provides status on various power-management SMI events. Reading this register clears the SMI status bits. A	

read-only (mirror) version of this register exists at F0 Index 84h.

# Table 3-33. Second Level Pwr Mgmnt SMI Status Reporting Registers (Read to Clear) (Continued)

Bit	Description			
F0 Index I	Second Level Power Management Status Register 2 (RC) Reset Value = 00h			
7	Video Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Video Idle Timer Count Register (F0 Index A6h)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[7].			
6	User Defined Device 3 (UDEF3) Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the UDEF3 Idle Timer Count Register (F0 Index A4h)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[6].			
5	User Defined Device 2 (UDEF2) Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the UDEF2 Idle Timer Count Register (F0 Index A2h)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[5].			
4	User Defined Device 1 (UDEF1) Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the UDEF1 Idle Timer Count Register (F0 Index A0h)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].			
	SMI generation enabling is at F0 Index 81h[4].			
3	<b>Keyboard/Mouse Idle Timer SMI Status (Read to Clear):</b> SMI was caused by expiration of the Keyboard/Mouse Idle Timer Count Register (F0 Index 9Eh)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].			
	SMI generation enabling is at F0 Index 81h[3].			
2	Parallel/Serial Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[2].			
1	Floppy Disk Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Floppy Disk Idle Timer Count Register (F0 Index 9Ah)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[1].			
0	Primary Hard Disk Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Primary Hard Disk Idle Timer Count Register (F0 Index 98h)? 0 = No; 1 = Yes.			
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[0].			
the sta	s register provides status on the Device Idle Timers to the SMI handler. A bit set here indicates that the device was idle for duration configured in the Idle Timer Count register for that device, causing an SMI. Reading this register clears the SMI tus bits. A read-only (mirror) version of this register exists at F0 Index 85h. If the value of the register must be read without aring the SMI source (and consequently deasserting SMI), F0 Index 85h may be read instead.			

# Table 3-33. Second Level Pwr Mgmnt SMI Status Reporting Registers (Read to Clear) (Continued)

Bit	Description
F0 Index	F6h Second Level Power Management Status Register 3 (RC) Reset Value = 00h
7	Video Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Video I/O Trap? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[7].
6	Reserved (Read Only)
5	Secondary Hard Disk Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the secondary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 83h[6].
4	Secondary Hard Disk Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Hard Disk Idle Timer Count Register (F0 Index ACh)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 83h[7].
3	<b>Keyboard/Mouse Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the keyboard or mouse? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[3].
2	Parallel/Serial Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to either the serial or parallel ports? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[2].
1	Floppy Disk Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the floppy disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[1].
0	Primary Hard Disk Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the primary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[0].
de sic	is register provides status on the Device Traps to the SMI handler. A bit set here indicates that an access occurred to the vice while the trap was enabled, causing an SMI. Reading this register clears the SMI status bits. A read-only (mirror) vern of this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI source (and conquently deasserting SMI), F0 Index 86h may be read instead.

Table 3-33. Second Level Pwr Mgmnt SMI Status Reporting Registers (Read to Clear) (Continued)

Bit	Description
F0 Index	F7h Second Level Power Management Status Register 4 (RO/RC) Reset Value = 00h
7	<b>GPIO2 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO2 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[2].
6	<b>GPIO1 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO1 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[1].
5	<b>GPIO0 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO0 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[0].
4	Lid Position (Read Only): This bit maintains the current status of the lid position. If the GPIO6 pin is configured as the lid switch indicator, this bit reflects the state of the pin.
3	Lid Switch SMI Status (Read to Clear): SMI was caused by a transition on the GPIO6 (lid switch) pin? 0 = No; 1 = Yes.
	For this to happen, the GPIO6 pin must be configured both as an input (F0 Index 90h[6] = 0) and as the lid switch (F0 Index 92h[6] =1).
2	Codec SDATA_IN SMI Status (Read to Clear): SMI was caused by an AC97 codec producing a positive edge on SDATA_IN? 0 = No; 1 = Yes.
	This is the second level of status is reporting. The top level status is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 80h[5].
1	RTC Alarm (IRQ8) SMI Status (Read to Clear): SMI was caused by an RTC interrupt? 0 = No; 1 = Yes.
	This SMI event can only occur while in 3V Suspend and RTC interrupt occurs.
0	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].  ACPI Timer SMI Status (Read to Clear): SMI was caused by an ACPI Timer MSB toggle? 0 = No; 1 = Yes.
Ü	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation configuration is at F0 Index 83h[5].
Note: Pr	operly-configured means that the GPIO pin must be enabled as a GPIO, an input, and to cause an SMI.
	is register provides status on several miscellaneous power management events that generate SMIs, as well as the status of e Lid Switch. Reading this register clears the SMI status bits. A read-only (mirror) version of this register exists at F0 Index h.

## 3.4.3.6 Device Power Management Register Programming Summary

Table 3-34 provides a programming register summary of the device idle timers, address traps, and general purpose I/O pins. For complete bit information regarding the registers listed in Table 3-34, refer to Section 4.3.1 "Bridge Configuration Registers - Function 0" on page 149 and Section 4.3.2 "SMI Status and ACPI Timer Registers - Function 1" on page 179.

**Table 3-34. Device Power Management Programming Summary** 

	Located at F0 Index xxh Unless Otherwise Noted			
Device Power Management Resource	Enable	Configuration	Second Level SMI Status/No Clear	Second Level SM Status/With Clear
Global Timer Enable	80h[1]	N/A	N/A	N/A
Keyboard / Mouse Idle Timer	81h[3]	93h[1:0]	85h[3]	F5h[3]
Parallel / Serial Idle Timer	81h[2]	93h[1:0]	85h[2]	F5h[2]
Floppy Disk Idle Timer	81h[1]	9Ah[15:0], 93h[7]	85h[1]	F5h[1]
Video Idle Timer (Note 1)	81h[7]	A6h[15:0]	85h[7]	F5h[7]
VGA Timer (Note 2)	83h[3]	8Eh[7:0]	F1BAR+Memory Offset 00h[6]	F1BAR+Memory Offset 02h[6]
Primary Hard Disk Idle Timer	81h[0]	98h[15:0], 93h[5]	85h[0]	F5h[0]
Secondary Hard Disk Idle Timer	83h[7]	ACh[15:0], 93h[4]	86h[4]	F6h[4]
User Defined Device 1 Idle Timer	81h[4]	A0h[15:0], C0h[31:0], CCh[7:0]	85h[4]	F5h[4]
User Defined Device 2 Idle Timer	81h[5]	A2h[15:0], C4h[31:0], CDh[7:0]	85h[5]	F5h[5]
User Defined Device 3 Idle Timer	81h[6]	A4h[15:0], C8h[31:0], CEh[7:0]	85h[6]	F5h[6]
Global Trap Enable	80h[2]	N/A	N/A	N/A
Keyboard / Mouse Trap	82h[3]	9Eh[15:0] 93h[1:0]	86h[3]	F6h[3]
Parallel / Serial Trap	82h[2]	9Ch[15:0], 93h[1:0]	86h[2]	F6h[2]
Floppy Disk Trap	82h[1]	93h[7]	86h[1]	F6h[1]
Video Access Trap	82h[7]	N/A	86h[7]	F6h[7]
Primary Hard Disk Trap	82h[0]	93h[5]	86h[0]	F6h[0]
Secondary Hard Disk Trap	83h[6]	93h[4]	86h[5]	F6h[5]
User Defined Device 1 Trap	82h[4]	C0h[31:0], CCh[7:0]	F1BAR+Memory Offset 04h[2]	F1BAR+Memory Offset 06h[2]
User Defined Device 2 Trap	82h[5]	C4h[31:0], CDh[7:0]	F1BAR+Memory Offset 04h[3]	F1BAR+Memory Offset 06h[3]
User Defined Device 3 Trap	82h[6]	C8h[31:0], CEh[7:0]	F1BAR+Memory Offset 04h[4]	F1BAR+Memory Offset 06h[4]
General Purpose Timer 1	83h[0]	88h[7:0], 89h[7:0], 8Bh[4]	F1BAR+Memory Offset 04h[0]	F1BAR+Memory Offset 06h[0]
General Purpose Timer 2	83h[1]	8Ah[7:0], 8Bh[5,3,2]	F1BAR+Memory Offset 04h[1]	F1BAR+Memory Offset 06h[1]
GPIO7 Pin	N/A	90h[7], 91h[7], 92h[7], 97h[7,3]	91h[7]	N/A
GPIO6 Pin	N/A	90h[6], 91h[6], 92h[6]	87h[4,3], 91h[6]	F7h[4,3]
GPIO5 Pin	N/A	90h[5], 91h[5], 97h[6,2]	91h[5]	N/A
GPIO4 Pin	N/A	90h[4], 91h[4], 97h[5,1]	91h[4]	N/A
GPIO3 Pin	N/A	90h[3], 91h[3], 97h[4,0]	91h[3]	N/A
GPIO2 Pin	N/A	90h[2], 91h[2], 92h[5,2]	87h[7], 91h[2]	F7h[7]
GPIO1 Pin	N/A	90h[1], 91h[1] 92h[4,1]	87h[6], 91h[1]	F7h[6]
GPIO0 Pin	N/A	90h[0], 91h[0], 92h[3,0]	87h[5], 91h[0]	F7h[5]
Suspend Modulation OFF/ON Video Speedup IRQ Speedup	96h[0] 80h[4] 80h[3]	94h[7:0]/95h[7:0] 8Dh[7:0] 8Ch[7:0]	N/A A8h[15:0] N/A	N/A N/A N/A

Note: 1. This function is used for Suspend determination. 2. This function is used for SoftVGA.

### 3.5 PC/AT COMPATIBILITY LOGIC

The CS5530's PC/AT compatibility logic provides support for the standard PC architecture. This subsystem also provides legacy support for existing hardware and software. Support functions for the GXLV processor provided by these subsystems include:

- · ISA Subtractive Decode
- · ISA Bus Interface
  - Delayed PCI Transactions
  - Limited ISA and ISA Master Modes
- · ROM Interface
- Megacells
  - Direct Memory Access (DMA)
  - Programmable Interval Timer
  - Programmable Interrupt Controller

- PCI Compatible Interrupts
- System Control I/O Port 092h and 061h
- Keyboard Interface Function
- External Real-Time Clock Interface

The following subsections give a detailed description for each of these functions.

#### 3.5.1 ISA Subtractive Decode

The CS5530 provides an ISA bus controller. The CS5530 is the default subtractive-decoding agent, and forwards all unclaimed memory and I/O cycles to the ISA interface. However, the CS5530 can be configured using F0 Index 04h[1:0] to ignore either I/O, memory, or all unclaimed cycles (subtractive decode disabled, F0 Index 41h[2:1] = 1x (Table 3-35).

Table 3-35. Cycle Configuration Bits

	inner o our o', or o' o' o' mgaranon an	••		
Bit	Description			
F0 Index 04h-05h PCI Command Register (R/W) Res				
1	<b>Memory Space:</b> Allow the CS5530 to respond to memory cycles from the PC 0 = Disable; 1 = Enable ( <b>Default</b> ).	CI bus:		
0	I/O Space: Allow the CS5530 to respond to I/O cycles from the PCI bus: 0 =	Disable; 1 = Enable ( <b>Default</b> ).		
F0 Index	41h PCI Function Control Register 2 (R/W)	Reset Value = 10h		
2:1	Subtractive Decode: These bits determine the point at which the CS5530 accepts cycles that are not claimed by another device. The CS5530 defaults to taking subtractive decode cycles in the default cycle clock, but can be moved up to the Slow Decode cycle point if all other PCI devices decode in the fast or medium clocks. Disabling subtractive decode must be done with care, as all ISA and ROM cycles are decoded subtractively.			
	00 = Default sample (4th clock from FRAME# active) 01 = Slow sample (3rd clock from FRAME# active)			
	1x = No subtractive decode			

#### 3.5.2 ISA Bus Interface

The ISA bus controller issues multiple ISA cycles to satisfy PCI transactions that are larger than 16 bits. A full 32-bit read or write results in two 16-bit ISA transactions or four 8-bit ISA transactions. The ISA controller gathers the data from multiple ISA read cycles and returns TRDY# only after all of the data can be presented to the PCI bus at the same time.

SA[23:0] are a concatenation of ISA LA[23:17] and SA[19:0] and perform equivalent functionality at a reduced pin count.

Figure 3-8 shows the relationship between a PCI cycle and the corresponding ISA cycle generated.





Figure 3-8. Non-Posted PCI-to-ISA Access

### 3.5.2.1 Delayed PCI Transactions

If PCI delayed transactions are enabled (F0 Index 42h[5] = 1) multiple PCI cycles occur for every slower ISA cycle. Figure 3-9 shows the relationship of PCI cycles to an ISA cycle with PCI delayed transactions enabled.

See Section 3.2.6 "Delayed Transactions" on page 48 for additional information.



- 1 Delay
- 2 IDE bus master starts and completes
- 3 End of ISA cycle

Figure 3-9. PCI to ISA Cycles with Delayed Transaction Enabled

#### 3.5.2.2 Limited ISA and ISA Master Modes

The CS5530 supports two modes on the ISA interface. The default mode of the ISA bus is a fully functional ISA mode, but it does not support ISA masters, as shown in Figure 3-10 "Limited ISA Mode". When in this mode, the address and data buses are multiplexed together, requiring an external latch to latch the lower 16 bits of address of the ISA cycle. The signal SA\_LATCH is generated when the data on the SA/SD bus is a valid address. Additionally, the upper four address bits, SA[23:20], are multiplexed on GPIO[7:4].

The second mode of the ISA interface supports ISA bus masters, as shown in Figure 3-11. When the CS5530 is placed in the ISA Master mode, a large number of pins are redefined as shown in Table 3-36.

In this mode of operation, the CS5530 cannot support TFT flat panels or TV controllers, since most of the signals used to support these functions have been redefined. This mode is required if ISA slots or ISA masters are used. ISA master cycles are only passed to the PCI bus if they access memory. I/O accesses are left to complete on the ISA bus. SA[15:0] and MASTER# are not 5.0V tolerant; therefore, the SA lines require a buffer and MASTER# should be pulled up to 3.3V (not 5.0V).

The mode of operation is selected by the strapping of pin P26 (INTR):

- ISA Limited Mode Strap pin P26 (INTR) low through a 10-kohm resistor.
- ISA Master Mode Strap pin P26 (INTR) high through a 10-kohm resistor.

Bit 7 of F0 Index 44h[7] (bit details on page 152) reports the strap value of the INTR pin (pin P26) during POR: 0 = ISA Limited: 1 = ISA Master.


This bit can be written after POR# deassertion to change the ISA mode selected. Writing to this bit is not recommended due to the actual strapping done on the board.

ISA memory and ISA refresh cycles are not supported by the CS5530. Although, the refresh toggle bit in I/O Port 061h still exists for software compatibility reasons.

Table 3-36. Signal Assignments

Pin No.	Limited ISA Mode	ISA Master Mode
AD15	SA_LATCH	SA_DIR
AE25, AD24, AE22, AE21, AF21, AC20, AD19, AF19, AF4, AF5, AD5, AF6, AC6, AD9, AE6, AE9	SA[15:0]/SD[15:0]	SD[15:0]
H2, K1, K2, L1, D1, E2, F1, G1, G3, G4, G2, H1, J1, J3, J2, K3	FP_DATA[15:0]	SA[15:0]
H3	FP_DATA[16]	SA_OE#
F3	FP_DATA[17]	MASTER#
E1	FP_HSYNC_OUT	SMEMW#
E3	FP_VSYNC_OUT	SMEMR#
AF3 (Note)	SMEMW#	RTCCS#
AD4 (Note)	SMEMR#	RTCALE
AF23, AE23, AC21, AD22	GPIO[7:4] SA[23:20]	SA[23:20]


**Note:** If Limited ISA Mode of operation has been selected, SMEMW# and SMEMR# can be output on these pins by programming F0 Index 53[2] = 0 (bit details on page 154).



#### Notes:

- 1. F0 Index 43h[2] controls GPIO[7:4]/SA[23:20].
- 2. These signals are: MEMW#, MEMR#, IOR#, IOW#, TC, AEN, DREQ[7:5, 3:0], DACK[7:5, 3:0]#, MEMCS16#, ZEROWS#, SBHE#, IOCS16#, IOCHRDY, ISACLK.
- 3. This resistor is used at boot time to determine the mode of the ISA bus.

Figure 3-10. Limited ISA Mode



#### Notes:

- $1. \ \ When strapped for ISA \ Master \ mode, GPIO \ [7:4]/SA \ [23:20] \ are set to \ SA \ [23:20] \ and the settings in F0 \ Index \ 43h \ [2] \ are invalid.$
- 2. These signals are: MEMW#, MEMR#, IOR#, IOW#, TC, AEN, DREQ[7:5, 3:0], DACK[7:5, 3:0]#, MEMCS16#, ZEROWS#, SBHE#, IOCS16#, IOCHRDY, ISACLK.
- 3. This resistor is used at boot time to determine the mode of the ISA bus.

Figure 3-11. ISA Master Mode

#### 3.5.2.3 ISA Bus Data Steering

The CS5530 performs all of the required data steering from SD[7:0] to SD[15:0] during normal 8-bit ISA cycles, as well as during DMA and ISA master cycles. It handles data transfers between the 32-bit PCI data bus and the ISA bus. 8/16-bit devices can reside on the ISA bus. Various PC-compatible I/O registers, DMA controller registers, interrupt controller registers, and counter/timer registers lie on the on-chip I/O data bus. Either the PCI bus master or the DMA controllers can become the bus owner.

When the PCI bus master is the bus owner, the CS5530 data steering logic provides data conversion necessary for 8/16/32-bit transfers to and from 8/16-bit devices on either the ISA bus or the 8-bit registers on the on-chip I/O data bus. When PCI data bus drivers of the CS5530 are tristated, data transfers between the PCI bus master and PCI bus devices are handled directly via the PCI data bus.

When the DMA requestor is the bus owner, the CS5530 allows 8/16-bit data transfer between the ISA bus and the PCI data bus.

### 3.5.2.4 I/O Recovery Delays

In normal operation, the CS5530 inserts a delay between back-to-back ISA I/O cycles that originate on the PCI bus. The default delay is four ISACLK cycles. Thus, the second of consecutive I/O cycles is held in the ISA bus controller until this delay count has expired. The delay is measured between the rising edge of IOR#/IOW# and the falling edge of BALE. This delay can be adjusted to a greater delay through the ISA I/O Recovery Control Register (F0 Index 51h, see Table 3-37).

**Note:** This delay is not inserted for a 16-bit ISA I/O access that is split into two 8-bit I/O accesses.

Table 3-37. I/O Recovery Programming Register

Bit	Description			
F0 Index	51h	ISA I/O Recovery Con	trol Register (R/W)	Reset Value = 44h
7:4	<b>8-Bit I/O Recovery:</b> These bits determine the number of ISA bus clocks between back-to-back 8-bit I/O read cycles. This count is in addition to a preset one-clock delay built into the controller.			
	0000 = 1 PCI clock 0001 = 2 PCI clocks 0010 = 3 PCI clocks 0011 = 4 PCI clocks	0100 = 5 PCI clocks 0101 = 6 PCI clocks 0110 = 7 PCI clocks 0111 = 8 PCI clocks	1000 = 9 PCI clocks 1001 = 10 PCI clocks 1010 = 11 PCI clocks 1011 = 12 PCI clocks	1100 = 13 PCI clocks 1101 = 14 PCI clocks 1110 = 15 PCI clocks 1111 = 16 PCI clocks
3:0		ese bits determine the number reset one-clock delay built into		k-to-back 16-bit I/O cycles. This
	0000 = 1 PCI clock 0001 = 2 PCI clocks 0010 = 3 PCI clocks 0011 = 4 PCI clocks	0100 = 5 PCI clocks 0101 = 6 PCI clocks 0110 = 7 PCI clocks 0111 = 8 PCI clocks	1000 = 9 PCI clocks 1001 = 10 PCI clocks 1010 = 11 PCI clocks 1011 = 12 PCI clocks	1100 = 13 PCI clocks 1101 = 14 PCI clocks 1110 = 15 PCI clocks 1111 = 16 PCI clocks

### 3.5.2.5 ISA DMA

DMA transfers occur between ISA I/O peripherals and system memory. The data width can be either 8 or 16 bits. Out of the seven DMA channels available, four are used for 8-bit transfers while the remaining three are used for 16-bit transfers. One BYTE or WORD is transferred in each DMA cycle.

**Note:** The CS5530 does not support DMA transfers to ISA memory.

The ISA DMA device initiates a DMA request by asserting one of the DRQ[7:5, 3:0] signals. When the CS5530 receives this request, it sends a bus grant request to the

PCI arbiter. After the PCI bus has been granted, the respective DACK# is driven active.

The CS5530 generates PCI memory read or write cycles in response to a DMA cycle. Figures 3-12 and 3-13 are examples of DMA memory read and memory write cycles. Upon detection of the DMA controller's MEMR# or MEMW# active, the CS5530 starts the PCI cycle, asserts FRAME#, and negates an internal IOCHRDY. This assures the DMA cycle does not complete before the PCI cycle has provided or accepted the data. IOCHRDY is internally asserted when IRDY# and TRDY# are sampled active.




Figure 3-12. ISA DMA Read from PCI Memory




Figure 3-13. ISA DMA Write To PCI Memory

#### 3.5.3 ROM Interface

The CS5530 positively decodes memory addresses 000F0000h-000FFFFFh (64 KB) and FFFC0000h-FFFFFFFFh (256 KB) at reset. These memory cycles cause the CS5530 to claim the cycle, and generate an ISA bus memory cycle with KBROMCS# asserted. The CS5530 can also be configured to respond to memory addresses FF000000h-FFFFFFFF (16 MB) and 000E0000h-000FFFFFh (128 KB).

Flash ROM is supported in the CS5530 by enabling the KBROMCS# signal on write accesses to the ROM region. Normally only read cycles are passed to the ISA bus, and the KBROMCS# signal is suppressed. When the ROM Write Enable bit (F0 Index 52h[1]) is set, a write access to the ROM address region causes an 8-bit write cycle to occur with MEMW# and KBROMCS# asserted.

Table 3-38 shows the ROM interface related programming bits.

#### 3.5.4 Megacells

The CS5530 core logic integrates:

- Two 8237-equivalent DMA controllers (DMAC) with full 32-bit addressing for DMA transfers.
- Two 8259-equivalent interrupt controllers providing 13 individually programmable external interrupts.
- An 8254-equivalent timer for refresh, timer, and speaker logic.
- NMI control and generation for PCI system errors and all parity errors.
- Support for standard AT keyboard controllers, reset control, and VSA technology audio.

### Table 3-38. ROM Interface Related Bits

Bit	Description	
F0 Index	52h ROM/AT Logic Control Register (R/W)	Reset Value = F8h
2	Upper ROM Address Range: KBROMCS# is asserted for ISA memory read accesses:  0 = FFFC0000h-FFFFFFFF (256 KB, Default); 1 = FF000000h-FFFFFFFF (16 MB)  Note: PCI Positive decoding for the ROM space is enabled at F0 Index 5Bh[5]).	
1	1 <b>ROM Write Enable:</b> Assert KBROMCS# during writes to configured ROM space (configured in bits 2 and 0), allowing Flash programming: 0 = Disable; 1 = Enable.	
0	<b>Lower ROM Address Range:</b> KBROMCS# is asserted for ISA memory read accesses: 0 = 000F0000h-000FFFFFh (64 KB, <b>Default</b> ); 1 = 000E0000h-000FFFFFh (128 KB).	
	Note: PCI Positive decoding for the ROM space is enabled at F0 Index 5Bh[5]).	
F0 Index	5Bh Decode Control Register 2 (R/W)	Reset Value = 20h
5	<b>BIOS ROM Positive Decode:</b> Selects PCI positive or subtractive decoding for accesses to the subtractive; 1 = Positive.	configured ROM space: 0
	ROM configuration is at F0 Index 52h[2:0].	

### 3.5.4.1 Direct Memory Access (DMA)

The 8237-compatible DMA controllers on the CS5530 control transfers between ISA I/O devices and PCI or ISA memory. They generate a bus request to the PCI bus when an I/O device requests a DMA operation. Once they are granted the bus, the DMA transfer cycle occurs. DMA transfers can occur over the entire 32-bit address range of the PCI bus.

The CS5530 contains registers for driving the high address bits (high page) and registers for generating the middle address bits (low page) output by the 8237 controller.

#### **DMA Controllers**

The CS5530 supports seven DMA channels using two standard 8237-equivalent controllers. DMA Controller 1 contains Channels 0 through 3 and supports 8-bit I/O adapters. These channels are used to transfer data between 8-bit peripherals and PCI memory or 8/16-bit ISA memory. Using the high and low page address registers, a full 32-bit PCI address is output for each channel so they can all transfer data throughout the entire 4 GB system address space. Each channel can transfer data in 64 KB pages.

DMA Controller 2 contains Channels 4 through 7. Channel 4 is used to cascade DMA Controller 1, so it is not available externally. Channels 5 through 7 support 16-bit I/O adapters to transfer data between 16-bit I/O adapters and 16-bit system memory. Using the high and low page address registers, a full 32-bit PCI address is output for each channel so they can all transfer data throughout the entire 4 GB system address space. Each channel can transfer data in 128 KB pages. Channels 5, 6, and 7 transfer 16-bit words on even byte boundaries only.

#### **DMA Transfer Modes**

Each DMA channel can be programmed for single, block, demand or cascade transfer modes. In the most commonly used mode, single transfer mode, one DMA cycle occurs per DRQ and the PCI bus is released after every cycle. This allows the CS5530 to timeshare the PCI bus with the CPU. This is imperative, especially in cases involving large data transfers, because the CPU gets locked out for too long.

In block transfer mode, the DMA controller executes all of its transfers consecutively without releasing the PCI bus.

In demand transfer mode, DMA transfer cycles continue to occur as long as DRQ is high or terminal count is not reached. In this mode, the DMA controller continues to execute transfer cycles until the I/O device drops DRQ to indicate its inability to continue providing data. For this case, the PCI bus is held by the CS5530 until a break in the transfers occurs.

In cascade mode, the channel is connected to another DMA controller or to an ISA bus master, rather than to an I/O device. In the CS5530, one of the 8237 controllers is designated as the master and the other as the slave. The

HOLD output of the slave is tied to the DRQ0 input of the master (Channel 4), and the master's DACK0# output is tied to the slave's HLDA input.

In each of these modes, the DMA controller can be programmed for read, write, or verify transfers.

Both DMA controllers are reset at Power On Reset (POR) to fixed priority. Since master Channel 0 is actually connected to the slave DMA controller, the slave's four DMA channels have the highest priority, with Channel 0 as highest and Channel 3 as the lowest. Immediately following slave Channel 3, master Channel 1 (Channel 5) is the next highest, followed by Channels 6 and 7.

#### **DMA Controller Registers**

The DMA controller can be programmed with standard I/O cycles to the standard register space for DMA. The I/O addresses of all registers for the DMA controller are listed in Table 4-25 "DMA Channel Control Registers" on page 208

Addresses under Master are for the 16-bit DMA channels, and Slave corresponds to the 8-bit channels. When writing to a channel's address or word-count register, the data is written into both the base register and the current register simultaneously. When reading a channel address or word count register, only the current address or word count can be read. The base address and base word count are not accessible for reading.

### **DMA Transfer Types**

Each of the seven DMA channels may be programmed to perform one of three types of transfers: read, write, or verify. The transfer type selected defines the method used to transfer a BYTE or WORD during one DMA bus cycle.

For read transfer types, the CS5530 reads data from memory and writes it to the I/O device associated with the DMA channel.

For write transfer types, the CS5530 reads data from the I/O device associated with the DMA channel and writes to the memory.

The verify transfer type causes the CS5530 to execute DMA transfer bus cycles, including generation of memory addresses, but neither the Read nor Write command lines are activated. This transfer type was used by DMA Channel 0 to implement DRAM refresh in the original IBM PC/XT<sup>TM</sup>.

### **DMA Priority**

The DMA controller may be programmed for two types of priority schemes: fixed and rotate (I/O Ports 008h[4] and 0D0h[4], as shown in Table 4-25 "DMA Channel Control Registers" on page 208.

In fixed priority, the channels are fixed in priority order based on the descending values of their numbers. Thus, Channel 0 has the highest priority. In rotate priority, the last channel to get service becomes the lowest-priority

channel with the priority of the others rotating accordingly. This prevents a channel from dominating the system.

The address and word count registers for each channel are 16-bit registers. The value on the data bus is written into the upper byte or lower byte, depending on the state of the internal addressing byte pointer. This pointer can be cleared by the Clear Byte Pointer command. After this command, the first read/write to an address or word count register will read/write to the low byte of the 16-bit register and the byte pointer will point to the high byte. The next read/write to an address or word-count register will read or write to the high byte of the 16-bit register and the byte pointer will point back to the low byte.

When programming the 16-bit channels (Channels 5, 6, and 7), the address which is written to the base address register must be the real address divided by two. Also, the base word count for the 16-bit channels is the number of 16-bit words to be transferred, not the number of bytes as is the case for the 8-bit channels.

The DMA controller allows the user to program the active level (low or high) of the DRQ and DACK# signals. Since the two controllers are cascaded together internally on the chip, these signals should always be programmed with the DRQ signal active high and the DACK# signal active low.

### **DMA Shadow Registers**

The CS5530 contains a shadow register located at F0 Index B8h (Table 3-39) for reading the configuration of the DMA controllers. This read-only register can sequence to read through all of the DMA registers.

### **DMA Addressing Capability**

DMA transfers occur over the entire 32-bit address range of the PCI bus. This is accomplished by using the DMA controller's 16-bit memory address registers in conjunction with an 8-bit DMA Low Page register and an 8-bit DMA High Page register. These registers, associated with each channel, provide the 32-bit memory address capability. A write to the Low Page register clears the High Page register, for backward compatibility with the PC/AT

standard. The starting address for the DMA transfer must be programmed into the DMA controller registers and the channel's respective Low and High Page registers prior to beginning the DMA transfer.

### **DMA Page Registers and Extended Addressing**

The DMA Page registers provide the upper address bits during DMA cycles. DMA addresses do not increment or decrement across page boundaries. Page boundaries for the 8-bit channels (Channels 0 through 3) are every 64 KB and page boundaries for the 16-bit channels (Channels 5, 6, and 7) are every 128 KB.

Before any DMA operations are performed, the Page Registers must be written at the I/O Port addresses shown in Table 4-26 "DMA Page Registers" on page 211 to select the correct page for each DMA channel. The other address locations between 080h and 08Fh and 480h and 48Fh are not used by the DMA channels, but can be read or written by a PCI bus master. These registers are reset to zero at POR. A write to the Low Page register clears the High Page register, for backward compatibility with the PC/AT standard.

For most DMA transfers, the High Page register is set to zeros and is driven onto PCI address bits AD[31:24] during DMA cycles. This mode is backward compatible with the PC/AT standard. For DMA extended transfers, the High Page register is programmed and the values are driven onto the PCI addresses AD[31:24] during DMA cycles to allow access to the full 4 GB PCI address space.

#### **DMA Address Generation**

The DMA addresses are formed such that there is an upper address, a middle address, and a lower address portion.

The upper address portion, which selects a specific page, is generated by the Page registers. The Page registers for each channel must be set up by the system before a DMA operation. The DMA Page register values are driven on PCI address bits AD[31:16] for 8-bit channels and AD[31:17] for 16-bit channels.

Table 3-39. DMA Shadow Register

Bit	Description		
F0 Index	B8h DMA Shadow Register (RO)	Reset Value = xxh	
7:0	<b>DMA Shadow (Read Only):</b> This 8-bit port sequences through the following list of shadowed DMA Controller registers. At power on, a pointer starts at the first register in the list and consecutively reads incrementally through it. A write to this register resets the read sequence to the first register. Each shadow register in the sequence contains the last data written to that location.		
	The read sequence for this register is:  1. DMA Channel 0 Mode Register  2. DMA Channel 1 Mode Register  3. DMA Channel 2 Mode Register  4. DMA Channel 3 Mode Register  5. DMA Channel 4 Mode Register  6. DMA Channel 5 Mode Register  7. DMA Channel 6 Mode Register  8. DMA Channel 7 Mode Register  9. DMA Channel Mask Register (bit 0 is channel 0 mask, etc.)  10. DMA Busy Register (bit 0 or 1 means a DMA occurred within last 1 msec, all other bits and		

The middle address portion, which selects a block within the page, is generated by the DMA controller at the beginning of a DMA operation and any time the DMA address increments or decrements through a block boundary. Block sizes are 256 bytes for 8-bit channels (Channels 0 through 3) and 512 bytes for 16-bit channels (Channels 5, 6, and 7). The middle address bits are driven on PCI address bits AD[15:8] for 8-bit channels and AD[16:9] for 16-bit channels.

The lower address portion is generated directly by the DMA controller during DMA operations. The lower address bits are output on PCI address bits AD[7:0] for 8-bit channels and AD[8:1] for 16-bit channels.

SBHE# is configured as an output during all DMA operations. It is driven as the inversion of AD0 during 8-bit DMA cycles and forced low for all 16-bit DMA cycles.

#### 3.5.4.2 Programmable Interval Timer

The CS5530 contains an 8254-equivalent Programmable Interval Timer (PIT) configured as shown in Figure 3-14. The PIT has three timers/counters, each with an input frequency of 1.19318 MHz (OSC divided by 12), and individually programmable to different modes.

The gates of Counter 0 and 1 are usually enabled, however, they can be controlled via F0 Index 50h (see Table 3-40). The gate of Counter 2 is connected to I/O Port 061h[0]. The output of Counter 0 is connected internally to IRQ0. This timer is typically configured in Mode 3 (square wave output), and used to generate IRQ0 at a periodic rate to be used as a system timer function. The output of Counter 1 is connected to I/O Port 061h[4]. The reset state of I/O Port 061h[4] is 0 and every falling edge of Counter 1 output causes I/O Port 061h[4] to flip states. The output of Counter 2 is brought out to the PC\_BEEP output. This output is gated with I/O Port 061h[1].

Table 3-40. PIT Control and I/O Port 061h Associated Register Bits

Bit	Description	
F0 Index	50h PIT Control/ISA CLK Divider (R/W) Reset Value = 7Bh	
7	PIT Software Reset: 0 = Disable; 1 = Enable.	
6	PIT Counter 1: 0 = Forces Counter 1 output (OUT1) to zero; 1 = Allows Counter 1 output (OUT1) to pass to I/O Port 061h[4].	
5	PIT Counter 1 Enable: 0 = Sets GATE1 input low; 1 = Sets GATE1 input high.	
4	PIT Counter 0: 0 = Forces Counter 0 output (OUT0) to zero; 1 = Allows Counter 0 output (OUT0) to pass to IRQ0.	
3	PIT Counter 0 Enable: 0 = Sets GATE0 input low; 1 = Sets GATE0 input high.	
I/O Port 0	61h Port B Control Register (R/W) Reset Value = 00x01100b	
5	PIT OUT2 State (Read Only): This bit reflects the current status of the PIT Counter 2 (OUT2).	
4	Toggle (Read Only): This bit toggles on every falling edge of Counter 1 (OUT1).	
1	PIT Counter 2 (SPKR): 0 = Forces Counter 2 output (OUT2) to zero. 1 = Allows Counter 2 output (OUT2) to pass to the speaker	
0	PIT Counter 2 Enable: 0 = Sets GATE2 input low. 1 = Sets GATE2 input high.	




Figure 3-14. PIT Timer

### **PIT Registers**

The PIT registers are summarized and bit formats are in Table 4-27 "Programmable Interval Timer Registers" on page 212.

### **PIT Shadow Register**

The PIT registers are shadowed to allow for Zero Volt Suspend to save/restore the PIT state by reading the PITs counter and write-only registers. The read sequence for the shadow register is listed in F0 Index BAh, Table 3-41.

### 3.5.4.3 Programmable Interrupt Controller

The CS5530 includes an AT-compatible Programmable Interrupt Controller (PIC) configuration with two 8259-equivalent interrupt controllers in a master/slave configuration (Figure 3-15).




Figure 3-15. PIC Interrupt Controllers

Table 3-41. PIT Shadow Register

Bit	Description		
F0 Index BAh PIT Shadow Register (RO) Reset Value			
7:0	registers. At power on, a pointer starts a	t sequences through the following list of sha t the first register in the list and consecutive ence to the first register. Each shadow regis	ly reads to increment through it. A
	The read sequence for this register is:		
	1. Counter 0 LSB (least significant byte) 2. Counter 0 MSB 3. Counter 1 LSB 4. Counter 1 MSB 5. Counter 2 LSB 6. Counter 2 MSB 7. Counter 0 Command Word 8. Counter 1 Command Word 9. Counter 2 Command Word Note: The LSB/MSB of the count is the	Counter base value, not the current value.	
	Bits [7:6] of the command words	are not used.	

Since the two controllers are cascaded and three of the interrupt request inputs are connected to the internal 8254 PIT, the coprocessor interface, and the real-time clock interface, a total of 13 external interrupt requests are available. See Table 3-42.

Table 3-42. PIC Interrupt Mapping

Master IRQ#	Mapping
IRQ0	Connected to the OUT0 (system timer) of the internal 8254 PIT.
IRQ2	Connected to the slave's INTR for a cascaded configuration.
IRQ8#	Connected to external real-time clock.
IRQ13	Connected to the coprocessor interface.
IRQ[15:14, 12:9, 7:3, 1]	External interrupts.

The CS5530 allows the PCI interrupt signals INTA#-INTD# (also known in industry terms as PIRQx#) to be routed internally to any IRQ signal. The routing can be modified through CS5530's configuration registers. If this is done, the IRQ input must be configured to be level-rather than edge-sensitive. IRQ inputs may be individually programmed to be active low, level-sensitive with the Interrupt Sensitivity configuration registers at I/O address space 4D0h and 4D1h. PCI interrupt configuration is discussed in further detail in Section 3.5.4.4 "PCI Compatible Interrupts" on page 98.

### **PIC Interrupt Sequence**

A typical AT-compatible interrupt sequence is as follows. Any unmasked interrupt generates the INTR signal to the CPU. The interrupt controller then responds to the inter-

rupt acknowledge (INTA) cycles from the CPU. On the first INTA cycle the cascading priority is resolved to determine which of the two 8259 controllers output the interrupt vector onto the data bus. On the second INTA cycle the appropriate 8259 controller drives the data bus with the correct interrupt vector for the highest priority interrupt.

By default, the CS5530 responds to PCI INTA cycles because the system interrupt controller is located within the CS5530. This may be disabled with F0 Index 40h[7] (see Table 3-43). When the CS5530 responds to a PCI INTA cycle, it holds the PCI bus and internally generate the two INTA cycles to obtain the correct interrupt vector. It then asserts TRDY# and returns the interrupt vector.

#### PIC I/O Registers

Each PIC contains registers located in the standard I/O address locations, as shown in Table 4-28 "Programmable Interrupt Controller Registers" on page 213.

An initialization sequence must be followed to program the interrupt controllers. The sequence is started by writing Initialization Command Word 1 (ICW1). After ICW1 has been written, the controller expects the next writes to follow in the sequence ICW2, ICW3, and ICW4 if it is needed. The Operation Control Words (OCW) can be written after initialization. The PIC must be programmed before operation begins.

Since the controllers are operating in cascade mode, ICW3 of the master controller should be programmed with a value indicating that IRQ2 input of the master interrupt controller is connected to the slave interrupt controller rather than an I/O device as part of the system initialization code. In addition, ICW3 of the slave interrupt controller should be programmed with the value 02h (slave ID) and corresponds to the input on the master controller.

Table 3-43. PCI INTA Cycle Disable/Enable Bit

Bit	Description	
F0 Index 4	Oh PCI Function Control Register 1 (R/W)	Reset Value = 89h
7	<b>PCI Interrupt Acknowledge Cycle Response:</b> The CS5530 responds to PCI interrupt acknowl 0 = Disable; 1 = Enable.	edge cycles:

### **PIC Shadow Register**

The PIC registers are shadowed to allow for Zero Volt Suspend to save/restore the PIC state by reading the PICs write-only registers. A write to this register resets the

read sequence to the first register. The read sequence for the shadow register is listed in F0 Index B9h (Table 3-44).

Table 3-44. PIC Shadow Register

Bit	Description	
F0 Index	B9h PIC Shadow Register (RO) Reset Value	Reset Value = xxh
7:0	PIC Shadow (Read Only): This 8-bit port sequences through the following list of shadowed Interrupt Controller register on, a pointer starts at the first register in the list and consecutively reads incrementally through it. A write t register resets the read sequence to the first register. Each shadow register in the sequence contains the last data w to that location.	o this
	The read sequence for this register is:	
	<ol> <li>PIC1 ICW1</li> <li>PIC1 ICW2</li> <li>PIC1 ICW3</li> <li>PIC1 ICW4 - Bits [7:5] of ICW4 are always 0</li> <li>PIC1 OCW2 - Bits [6:3] of OCW2 are always 0 (Note)</li> <li>PIC1 OCW3 - Bits [7, 4] are 0 and bit [6, 3] are 1</li> <li>PIC2 ICW1</li> <li>PIC2 ICW2</li> <li>PIC2 ICW3</li> <li>PIC2 ICW4 - Bits [7:5] of ICW4 are always 0</li> <li>PIC2 OCW2 - Bits [6:3] of OCW2 are always 0 (Note)</li> </ol>	
	12. PIC2 OCW3 - Bits [7, 4] are 0 and bit [6, 3] are 1	
	<b>Note:</b> To restore OCW2 to shadow register value, write the appropriate address twice. First with the shadow register value, then with the shadow register value ORed with C0h.	er

### 3.5.4.4 PCI Compatible Interrupts

The CS5530 allows the PCI interrupt signals INTA#, INTB#, INTC#, and INTD# (also known in industry terms as PIRQx#) to be mapped internally to any IRQ signal with the PCI Interrupt Steering Registers 1 and 2, F0 Index 5Ch and 5Dh (Table 3-45).

PCI interrupts are low-level sensitive, whereas PC/AT interrupts are positive-edge sensitive; therefore, the PCI interrupts are inverted before being connected to the 8259.

Although the controllers default to the PC/AT-compatible mode (positive-edge sensitive), each IRQ may be individually programmed to be edge or level sensitive using the Interrupt Edge/Level Sensitivity registers in I/O Port 4D0h and 4D1h, as shown in Table 3-46. However, if the controllers are programmed to be level-sensitive via ICW1, all interrupts must be level-sensitive. Figure 3-16 shows the PCI interrupt mapping for the master/slave 8259 interrupt controller.




Figure 3-16. PCI and IRQ Interrupt Mapping

Table 3-45. PCI Interrupt Steering Registers

Bit	Description			
F0 Index 5Ch		PCI Interrupt Stee	PCI Interrupt Steering Register 1 (R/W)	
7:4	INTB# Target Interrupt:			
	0000 = Disable	0100 = IRQ4	1000 = RSVD	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
3:0	INTA# Target Interrupt:			
	0000 = Disable	0100 = IRQ4	1000 = RSVD '	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
		0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0010 = RSVD		1010 = 1110 10	
	0010 = RSVD 0011 = IRQ3	0110 = INQ6 0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15 h in order to maintain PCI interrupt
	0011 = IRQ3 he target interrupt must first impatibility	0111 = IRQ7 be configured as level sens	1011 = IRQ11	
CO	0011 = IRQ3 he target interrupt must first impatibility	0111 = IRQ7 be configured as level sens	1011 = IRQ11 itive via I/O Port 4D0h and 4D1	h in order to maintain PCI interrupt
co F <b>0 Index</b>	0011 = IRQ3 ne target interrupt must first mpatibility  5Dh	0111 = IRQ7 be configured as level sens	1011 = IRQ11 itive via I/O Port 4D0h and 4D1	h in order to maintain PCI interrupt
co F <b>0 Index</b>	0011 = IRQ3  the target interrupt must first mpatibility  5Dh  INTD# Target Interrupt:	0111 = IRQ7 be configured as level sens  PCI Interrupt Stee	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 rring Register 2 (R/W)	h in order to maintain PCI interrupt  Reset Value = 00
co F <b>0 Index</b>	one target interrupt must first mpatibility  5Dh  INTD# Target Interrupt: 0000 = Disable	0111 = IRQ7 be configured as level sens  PCI Interrupt Stee  0100 = IRQ4	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 ring Register 2 (R/W)  1000 = RSVD	h in order to maintain PCI interrupt  Reset Value = 00  1100 = IRQ12
co F <b>0 Index</b>	0011 = IRQ3  te target interrupt must first mpatibility  5Dh  INTD# Target Interrupt: 0000 = Disable 0001 = IRQ1	0111 = IRQ7 be configured as level sens  PCI Interrupt Stee  0100 = IRQ4 0101 = IRQ5	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 ering Register 2 (R/W)  1000 = RSVD 1001 = IRQ9	h in order to maintain PCI interrupt  Reset Value = 00  1100 = IRQ12 1101 = RSVD
co F <b>0 Index</b>	0011 = IRQ3  te target interrupt must first mpatibility  5Dh  INTD# Target Interrupt: 0000 = Disable 0001 = IRQ1 0010 = RSVD	0111 = IRQ7 be configured as level sens  PCI Interrupt Stee  :  0100 = IRQ4 0101 = IRQ5 0110 = IRQ6 0111 = IRQ7	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 iring Register 2 (R/W)  1000 = RSVD 1001 = IRQ9 1010 = IRQ10	Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14
7:4	0011 = IRQ3  The target interrupt must first impatibility  5Dh  INTD# Target Interrupt: 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3	0111 = IRQ7 be configured as level sens  PCI Interrupt Stee  :  0100 = IRQ4 0101 = IRQ5 0110 = IRQ6 0111 = IRQ7	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 iring Register 2 (R/W)  1000 = RSVD 1001 = IRQ9 1010 = IRQ10	Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14
co <b>F0 Index</b> 7:4	on the target interrupt must first mpatibility  5Dh  INTD# Target Interrupt: 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3 INTC# Target Interrupt:	0111 = IRQ7 be configured as level sensi  PCI Interrupt Stee  :  0100 = IRQ4 0101 = IRQ5 0110 = IRQ6 0111 = IRQ7	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 iring Register 2 (R/W)  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14 1111 = IRQ15
co <b>F0 Index</b> 7:4	on the target interrupt must first mpatibility  5Dh  INTD# Target Interrupt: 0000 = Disable 0001 = IRQ1 0010 = RSVD 0011 = IRQ3 INTC# Target Interrupt: 0000 = Disable	0111 = IRQ7 be configured as level sension  PCI Interrupt Stee  :  0100 = IRQ4 0101 = IRQ5 0110 = IRQ6 0111 = IRQ7  :  0100 = IRQ4	1011 = IRQ11 itive via I/O Port 4D0h and 4D1 iring Register 2 (R/W)  1000 = RSVD 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	Reset Value = 00  1100 = IRQ12 1101 = RSVD 1110 = IRQ14 1111 = IRQ15

# Table 3-46. Interrupt Edge/Level Select Registers

Bit	Description		
I/O Port 4D	00h Interrupt Edge/Level Select Register 1 (R/W)	Reset Value = 00h	
7	IRQ7 Edge or Level Select: Selects PIC IRQ7 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
6	<b>IRQ6 Edge or Level Select:</b> Selects PIC IRQ6 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
5	<b>IRQ5 Edge or Level Select:</b> Selects PIC IRQ5 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
4	<b>IRQ4 Edge or Level Select:</b> Selects PIC IRQ4 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
3	<b>IRQ3 Edge or Level Select:</b> Selects PIC IRQ3 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
2	Reserved: Set to 0.		
1	<b>IRQ1 Edge or Level Select:</b> Selects PIC IRQ1 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)	
0	Reserved: Set to 0.		
Notes: 1.	If ICW1 - bit 3 in the PIC is set as level, it overrides this setting.		
2. This bit is provided to configure a PCI interrupt mapped to IRQ[x] on the PIC as level-sensitive (shared).			
2.	This bit is provided to configure a PCI interrupt mapped to IRQ[x] on the PIC as level-sensitive (shar	red).	
2. I/O Port 4D		red).  Reset Value = 00h	
		Reset Value = 00h	
I/O Port 4D	O1h Interrupt Edge/Level Select Register 2 (R/W)	Reset Value = 00h es 1 and 2)	
<b>I/O Port 4D</b>	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note	Reset Value = 00h es 1 and 2)	
7 6	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ15 Sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ15 Edge or Level Select: Selects PIC IRQ15 Sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select: Selects PIC IRQ15 Edge or Level Select Selec	Reset Value = 00h es 1 and 2) es 1 and 2)	
7 6 5	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note Reserved: Set to 0.	Reset Value = 00h es 1 and 2) es 1 and 2) es 1 and 2)	
7 6 5 4	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note Reserved: Set to 0.  IRQ12 Edge or Level Select: Selects PIC IRQ12 sensitivity configuration: 0 = Edge; 1 = Level. (Note	Reset Value = 00h es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2)	
7 6 5 4 3	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note Reserved: Set to 0.  IRQ12 Edge or Level Select: Selects PIC IRQ12 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level.	Reset Value = 00h es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2)	
7 6 5 4 3 2	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note Reserved: Set to 0.  IRQ12 Edge or Level Select: Selects PIC IRQ12 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ10 Edge or Level Select: Selects PIC IRQ10 sensitivity configuration: 0 = Edge; 1 = Level. (Note	Reset Value = 00h es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2)	
7 6 5 4 3 2	Interrupt Edge/Level Select Register 2 (R/W)  IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (Note Reserved: Set to 0.  IRQ12 Edge or Level Select: Selects PIC IRQ12 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ10 Edge or Level Select: Selects PIC IRQ10 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ9 Edge or Level Select: Selects PIC IRQ9 sensitivity configuration: 0 = Edge; 1 = Level. (Note IRQ9 Edge or Level Select: Selects PIC IRQ9 sensitivity configuration: 0 = Edge; 1 = Level. (Notes Reserved: Set to 0.	Reset Value = 00h es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2) es 1 and 2)	

### 3.5.5 I/O Ports 092h and 061h System Control

The CS5530 supports control functions of I/O Ports 092h (Port A) and 061h (Port B) for PS/2 compatibility. I/O Port 092h allows a fast assertion of the A20M# or CPU\_RST. I/O Port 061h controls NMI generation and reports system status. Table 3-47 shows these register bit formats.

The CS5530 does not use a pin to control A20 Mask when used together with a GXLV processor. Instead, it generates an SMI for every internal change of the A20M# state and the SMI handler sets the A20M# state inside the CPU. This method is used for both the Port 092h (PS/2) and Port 061h (keyboard) methods of controlling A20M#.

Table 3-47. I/O Ports 061h and 092h

Bit	Description				
I/O Port 06	Port B Control Register (R/W) Reset Value = 00x01100b				
7	<b>PERR#/SERR# Status (Read Only):</b> Was a PCI bus error (PERR#/ SERR#) asserted by a PCI device or by CS5530? 0 = No; 1 = Yes.				
	This bit can only be set if ERR_EN is set 0. This bit is set 0 after a write to ERR_EN with a 1 or after reset.				
6	IOCHK# Status (Read Only): Is an I/O device reporting an error to the CS5530? 0 = No; 1 = Yes.				
	This bit can only be set if IOCHK_EN is set 0. This bit is set 0 after a write to IOCHK_EN with a 1 or after reset.				
5	PIT OUT2 State (Read Only): This bit reflects the current status of the PIT Timer2-OUT2.				
4	Toggle (Read Only): This bit toggles on every falling edge of Counter 1 (OUT1).				
3	IOCHK Enable:				
	0 = Generates an NMI if IOCHK# is driven low by an I/O device to report an error. Note that NMI is under SMI control. 1 = Ignores the IOCHK# input signal and does not generate NMI.				
2	PERR#/ SERR# Enable: Generate an NMI if PERR#/ SERR# is driven active to report an error:  0 = Enable: 1 = Disable				
1	PIT Counter2 (SPKR): 0 = Forces Counter 2 output (OUT2) to zero. 1 = Allows Counter 2 output (OUT2) to pass to the speaker				
0	PIT Counter2 Enable: 0 = Sets GATE2 input low. 1 = Sets GATE2 input high.				
I/O Port 09	Port A Control Register (R/W) Reset Value = 02h				
7:2	Reserved: Set to 0.				
1	A20M# SMI Assertion: Assert A20# SMI: 0 = Enable; 1 = Disable.				
0	Fast CPU Reset: WM_RST SMI is asserted to the BIOS: 0 = Disable; 1 = Enable.				
	This bit must be cleared before the generation of another reset.				

#### 3.5.5.1 I/O Port 092h System Control

I/O Port 092h allows for a fast keyboard assertion of an A20# SMI and a fast keyboard CPU reset. Decoding for this register may be disabled via F0 Index 52h[3] (Table 3-48).

The assertion of a fast keyboard A20# SMI is controlled by either I/O Port 092h or by monitoring for the keyboard command sequence (see Section 3.5.6.1 "Fast Keyboard Gate Address 20 and CPU Reset" on page 103). If bit 1 of I/O Port 092h is cleared, the CS5530 internally asserts an A20M# SMI, which in turn causes an SMI to the processor. If bit 1 is set, A20M# SMI is internally deasserted again causing an SMI.

The assertion of a fast keyboard reset (WM\_RST SMI) is controlled by bit 0 in I/O Port 092h or by monitoring for the keyboard command sequence. If bit 0 is changed from a 0 to a 1, the CS5530 generates a reset to the processor by generating a WM RST SMI. When the WM RST SMI

occurs, the BIOS jumps to the Warm Reset vector. This bit remains set until the CS5530 is externally reset, or this bit is cleared by program control. Note that Warm Reset is not a pin, it is under SMI control.

#### 3.5.5.2 I/O Port 061h System Control

Through I/O Port 061h, the speaker output can be enabled, NMI from IOCHK# or SERR# can be enabled, the status of IOCHK# and SERR# can be read, and the state of the speaker data (Timer2 output) and refresh toggle (Timer1 output) can be read back. Note that NMI is under SMI control.

#### 3.5.5.3 SMI Generation for NMI

Figure 3-17 shows how the CS5530 can generate an SMI for an NMI. Note that NMI is not a pin.

Table 3-48. I/O Port 092h Decode Enable Bit

Bit	Description	
F0 Index 5	Ph ROM/AT Logic Control Register (R/W)	Reset Value = F8h
3	Enable Port 092h Decode (Port A): I/O Port 092h decode and the logical functions: 0 = Disable; 1 = Ena	




Figure 3-17. SMI Generation for NMI

### 3.5.6 Keyboard Interface Function

The CS5530 actively decodes the keyboard controller I/O Ports 060h and 064h, and generate an ISA I/O cycle with KBROMCS# asserted. Access to I/O Ports 062h and 066h must be enabled for KBROMCS# to be asserted. The CS5530 also actively decodes the keyboard controller I/O Ports 062h and 066h if F0 Index 5Bh[7] is set. Key-

board positive decoding can be disabled if F0 Index 5Ah[1] is cleared. Table 3-49 shows these two decoding bits

Table 3-50 lists the standard keyboard control I/O registers and their bit formats.

### **Table 3-49. Decode Control Registers**

Bit	Description		
F0 Index	5Ah Decode Control Register 1 (R/W) Reset Value = 03h		
1	Keyboard Controller Positive Decode: Selects positive or subtractive decoding for accesses to I/O Port 060h and 064h (and 062h/066h if enabled): 0 = Subtractive; 1 = Positive.		
	sitive decoding by the CS5530 speeds up the I/O cycle time. These I/O Ports do not exist in the CS5530. It is assumed that ositive decode is enabled, the port exists on the ISA bus.		
F0 Index	5Bh Decode Control Register 2 (R/W) Reset Value = 20h		
7	<b>Keyboard I/O Port 062h/066h Decode:</b> This alternate port to the keyboard controller is provided in support of the 8051SL notebook keyboard controller mailbox: 0 = Disable; 1 = Enable.		
	sitive decoding by the CS5530 speeds up the I/O cycle time. The Keyboard, LPT3, LPT2, and LPT1 I/O Ports do not exist in CS5530. It is assumed that if positive decode is enabled, the port exists on the ISA bus.		

## Table 3-50. External Keyboard Controller Registers

Bit	Description			
I/O Port 06	I/O Port 060h (R/W) External Keyboard Controller Data Register			
tures are e	•	All accesses to this port are passed to the ISA bus. If the fast keyboard gate A20 and reset fea-ROM/AT Logic Control Register (F0 Index 52h[7]), the respective sequences of writes to this warm CPU reset.		
I/O Port 06	2h (R/W)	External Keyboard Controller Mailbox Register		
	<b>Keyboard Controller Mailbox Register:</b> Accesses to this port asserts KBROMCS# if the I/O Port 062h/066h decode is enabled through bit 7 of the Decode Control Register 2 (F0 Index 5Bh[7]).			
I/O Port 06	4h (R/W)	External Keyboard Controller Command Register		
reset featur	<b>Keyboard Controller Command Register:</b> All accesses to this port are passed to the ISA bus. If the fast keyboard gate A20 and reset features are enabled through bit 7 of the ROM/AT Logic Control Register (F0 Index 52h[7]), the respective sequences of writes to this port assert the A20M# pin or cause a warm CPU reset.			
I/O Port 06	6h (R/W)	External Keyboard Controller Mailbox Register		
<b>Keyboard Controller Mailbox Register:</b> Accesses to this port assert KBROMCS# if the I/O Port 062h/066h decode is enabled through bit 7 of the Decode Control Register 2 (F0 Index 5Bh[7]).				

# 3.5.6.1 Fast Keyboard Gate Address 20 and CPU Reset

The CS5530 monitors the keyboard I/O Ports 064h and 060h for the fast keyboard A20M# and CPU reset control sequences. If a write to I/O Port 060h[1] = 1 after a write takes place to I/O Port 064h with data of D1h, then the CS5530 asserts the A20M# signal. A20M# remains asserted until cleared by:

- (1) a write to bit 1 of I/O Port 092h,
- (2) a CPU reset of some kind, or
- (3) write to I/O Port 060h[1] = 0 after a write takes place to I/O Port 064h with data of D1h,

The CS5530 also monitors the keyboard ports for the CPU reset control sequence. If a write to I/O Port 060h with data bit 0 set occurs after a write to I/O Port 064h with data of D1h, the CS5530 asserts a WM RST SMI.

The fast keyboard A20M# and CPU reset can be disabled through F0 Index 52h[7]. By default, bit 7 is cleared, and the fast keyboard A20M# and CPU reset monitor logic is active. If bit 7 is clear, the CS5530 forwards the commands to the keyboard controller.

By default, the CS5530 forces the deassertion of A20M# during a warm reset. This action may be disabled if F0 Index 52h[4] is cleared.

Table 3-51. A20 Associated Programming Bits

Bit	Description	
F0 Index	Fig. 1. Fig. 1	
7	Snoop Fast Keyboard Gate A20 and Fast Reset: Enables the snoop logic associated with keyboard commands for A20 Mask and Reset: 0 = Disable; 1 = Enable (snooping).	
	If disabled, the keyboard controller handles the commands.	
4	Enable A20M# Deassertion on Warm Reset: Force A20M# high during a Warm Reset (guarantees that A20M# is deaserted regardless of the state of A20): 0 = Disable; 1 = Enable.	

#### 3.5.7 External Real-Time Clock Interface

I/O Ports 070h and 071h decodes are provided to interface to an external real-time clock controller. I/O Port 070h, a write only port, is used to set up the address of the desired data in the controller. This causes the address to be placed on the ISA data bus, and the RTCALE signal to be triggered. A read of I/O Port 071h causes an ISA I/O read cycle to be performed while asserting the RTCCS# signal. A write to I/O Port 071h causes an ISA I/O write cycle to be performed with the desired data being placed on the ISA bus and the RTCCS# signal to be asserted. RTCCS#/SMEMW# and RTCALE/SMEMR# are multiplexed pins. The function selection is made through F0 Index 53h[2].

The connection between the CS5530 and an external real-time clock is shown in Figure 3-18.

The CS5530 also provides the RTC Index Shadow Register (F0 Index BBh) to store the last write to I/O Port 070h. Table 3-52 shows the bit formats for the associated registers for interfacing with an external real-time clock.




Figure 3-18. External RTC interface

Table 3-52. Real-Time Clock Registers

Bit	Description		
I/O Port	070h	RTC Address Register (WO)	
7	NMI Mask: 0 = Enable; 1 = Mask.		
6:0	RTC Register Index: A write of this register sends the data out on the ISA bus and also causes RTCALE to be triggered.		
Note: The	nis register is shadowe	d within the CS5530 and is read through the RTC Shadow Register	(F0 Index BBh).
I/O Port	071h	RTC Data Register (R/W)	
A read of	this register returns th	e value of the register indexed by the RTC Address Register plus ini	tiates a RTCCS#.
A write o	f this register sets the	ralue into the register indexed by the RTC Address Register plus initi	ates a RTCCS#.
F0 Index	BBh	RTC Index Shadow Register (RO)	Reset Value = xxh
7:0	RTC Index Shadov register (I/O Port 07	v (Read Only): The RTC Shadow register contains the last written v (0h).	alue of the RTC Index
F0 Index 53h Alternate CPU Support Register (R/W)		Alternate CPU Support Register (R/W)	Reset Value = 00h
2 RTC Enable and RTC Pin Configuration: 0 = SMEMW# (Pin AF3) and SMEMR# (Pin AD4), RTC decode 1 = RTCCS# (Pin AF3) and RTCALE (Pin AD4), RTC decode enabled.		AD4), RTC decode disabled	
	Note: Shadow rea	ster is independent of the enable register.	

#### 3.6 IDE CONTROLLER

The CS5530 integrates a fully-buffered, 32-bit, ANSI ATA-4-compliant (Ultra DMA/33) IDE interface. The IDE interface supports two channels, primary and secondary, each supporting two devices that can operate in PIO Modes 1, 2, 3, 4, Multiword DMA, or Ultra DMA/33.

The IDE interface provides a variety of features to optimize system performance, including 32-bit disk access, post write buffers, bus master, Multiword DMA, lookahead read buffer, and prefetch mechanism for each channel respectively.

The IDE interface timing is completely programmable. Timing control covers the command active and recover pulse widths, and command block register accesses. The IDE data-transfer speed for each device on each channel

can be independently programmed allowing high-speed IDE peripherals to coexist on the same channel as older, compatible devices.

The CS5530 also provides a software-accessible buffered reset signal to the IDE drive, F0 Index 44h[3:2] (Table 3-53). The IDE\_RST# signal is driven low during reset to the CS5530 and can be driven low or high as needed for device-power-off conditions.

### 3.6.1 IDE Interface Signals

The CS5530 has two completely separate IDE control signals, however, the IDE\_RST#, IDE\_ADDR[2:0] and IDE\_DATA[15:0] are shared. The connections between the CS5530 and IDE devices are shown as Figure 3-19.

Table 3-53. IDE Reset Bits

Bit	Description	
F0 Index 4	4h Reset Control Register (R/W)	Reset Value = xx000000b
3	IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.	
	Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.	
2	IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.	
	Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.	




Figure 3-19. CS5530 and IDE Channel Connections

#### 3.6.2 IDE Configuration Registers

Registers for configuring the IDE interface are accessed through F2 Index 20h, the Base Address Register (F2BAR) in Function 2. F2BAR sets the base address for the IDE Controllers Configuration Registers as shown in Table 3-54. For complete bit information, refer to Section 4.3.3 "IDE Controller Registers - Function 2" on page 184.

The following subsections discuss CS5530 operational/programming details concerning PIO, Bus Master, and Ultra DMA/33 modes.

#### 3.6.2.1 PIO Mode

The IDE data port transaction latency consists of address latency, asserted latency and recovery latency. Address latency occurs when a PCI master cycle targeting the IDE data port is decoded, and the IDE\_ADDR[2:0] and IDE\_CS# lines are not set up. Address latency provides the setup time for the IDE\_ADDR[2:0] and IDE\_CS# lines prior to IDE\_IOR# and IDE\_IOW#.

Asserted latency consists of the I/O command strobe assertion length and recovery time. Recovery time is provided so that transactions may occur back-to-back on the IDE interface without violating minimum cycle periods for the IDE interface.

If IDE\_IORDY is asserted when the initial sample point is reached, no wait states are added to the command strobe assertion length. If IDE\_IORDY is negated when the initial sample point is reached, additional wait states are added.

Recovery latency occurs after the IDE data port transactions have completed. It provides hold time on the IDE\_ADDR[2:0] and IDE\_CS# lines with respect to the read and write strobes (IDE\_IOR# and IDE\_IOW#).

The PIO portion of the IDE registers is enabled through:

- Channel 0 Drive 0 Programmed I/O Register (F2BAR+I/O Offset 20h)
- Channel 0 Drive 1 Programmed I/O Register (F2BAR+I/O Offset 28h)
- Channel 1 Drive 0 Programmed I/O Register (F2BAR+I/O Offset 30h)
- Channel 1 Drive 1 Programmed I/O Register (F2BAR+I/O Offset 38h)

The IDE channels and devices can be individually programmed to select the proper address setup time, asserted time, and recovery time.

The bit formats for these registers are shown in Table 3-55. Note that there are different bit formats for each of the PIO programming registers depending on the operating format selected: Format 0 or Format 1.

F2BAR+I/O Offset 24h[31] (Channel 0 Drive 0 — DMA Control Register) sets the format of the PIO register. If bit 31 = 0, Format 0 is used and it selects the slowest PIO-MODE (bits [19:16]) per channel for commands. If bit 31 = 1, Format 1 is used and it allows independent control of command and data.

Also listed in the bit formats are recommended values for the different PIO modes.

**Note:** These are only recommended settings and are not 100% tested.

Table 3-54. Base Address Register (F2BAR) for IDE Support Registers

Bit	Description		
F2 Index 2	0h-23h	Base Address Register — F2BAR (R/W)	Reset Value = 00000001h
_		of the I/O mapped bus mastering IDE and controller registers. nge. Refer to Table 4-18 for the IDE configuration registers bit	, ,
31:7	Bus Mastering IDE Base Address		
6:0	Address Range (Read Only)		

## **Table 3-55. PIO Programming Registers**

Bit			
ы	Description		
F2BAR+I/C	Offset 20h-23h	Channel 0 Drive 0 PIO Register (R/W)	Reset Value = 0000E132h (Note)
If Offset 24	h[31] = 0, Format 0: Selects s	slowest PIOMODE per channel for commands.	
Format 0 se	ettings for: PIO Mode 0 = 00009 PIO Mode 1 = 00012 PIO Mode 2 = 00020 PIO Mode 3 = 00032 PIO Mode 4 = 00040	2171h 0080h 2010h	
31:20	Reserved: Set to 0.		
19:16	PIOMODE: PIO mode		
15:12	t2I: Recovery time (value + 1	cycle)	
11:8	t3: IDE_IOW# data setup time	e (value + 1 cycle)	
7:4	t2W: IDE_IOW# width minus	t3 (value + 1 cycle)	
3:0	t1: Address Setup Time (value	e + 1 cycle)	
If Offset 24	Ih[31] = 1, Format 1: Allows in	dependent control of command and data.	
	PIO Mode 1 = 2171 PIO Mode 2 = 00803 PIO Mode 3 = 20103 PIO Mode 4 = 00100	3020h 2010h	
31:28	t2IC: Command cycle recover	ry time (value + 1 cycle)	
27:24	t3C: Command cycle IDE_IO	W# data setup (value + 1 cycle)	
23:20	t2WC: Command cycle IDE_I	OW# pulse width minus t3 (value + 1 cycle)	
19:16	t1C: Command cycle address	s setup time (value + 1 cycle)	
15:12	t2ID: Data cycle recovery time	e (value + 1 cycle)	
11:8	t3D: Data cycle IDE_IOW# da	ata setup (value + 1 cycle)	
7:4	t2WD: Data cycle IDE_IOW#	pulse width minus t3 (value + 1 cycle)	
3:0	t1D: Data cycle address Setu	p Time (value + 1 cycle)	
Note: The	reset value of this register is ne	ot a valid PIO Mode.	
F2BAR+I/C	Offset 28h-2Bh	Channel 0 Drive 1 PIO Register (R/W)	Reset Value = 0000E132h
Channel 0	Drive 1 Programmed I/O Con	ntrol Register: Refer to F2BAR+I/O Offset 20h for b	bit descriptions.
F2BAR+I/C	Offset 30h-33h	Channel 1 Drive 0 PIO Register (R/W)	Reset Value = 0000E132h
Channel 1	Drive 0 Programmed I/O Con	ntrol Register: Refer to F2BAR+I/O Offset 20h for b	bit descriptions.
F2BAR+I/C	Offset 38h-3Bh	Channel 1 Drive 1 PIO Register (R/W)	Reset Value = 0000E132h
Channel 1	Drive 1 Programmed I/O Con	ntrol Register: Refer to F2BAR+I/O Offset 20h for I	bit descriptions.

#### 3.6.2.2 Bus Master Mode

Two IDE bus masters are provided to perform the data transfers for the primary and secondary channels. The CS5530 off-loads the CPU and improves system performance in multitasking environments.

The bus master mode programming interface is an extension of the standard IDE programming model. This means that devices can always be dealt with using the standard IDE programming model, with the master mode functionality used when the appropriate driver and devices are present. Master operation is designed to work with any IDE device that supports DMA transfers on the IDE bus. Devices that work in PIO mode can only use the standard IDE programming model.

The IDE bus masters use a simple scatter/gather mechanism allowing large transfer blocks to be scattered to or gathered from memory. This cuts down on the number of interrupts to and interactions with the CPU.

#### **Physical Region Descriptor Table Address**

Before the controller starts a master transfer it is given a pointer (shown in Table 3-56) to a Physical Region Descriptor Table. This pointer sets the starting memory location of the Physical Region Descriptors (PRDs). The PRDs describe the areas of memory that are used in the data transfer. The PRDs must be aligned on a 4-byte boundary and the table cannot cross a 64 KB boundary in memory.

#### **Primary and Secondary IDE Bus Master Registers**

The IDE Bus Master Registers for each channel (primary and secondary) have an IDE Bus Master Command Register and Bus Master Status Register. These registers must be accessed only individually; a 32-bit DWORD access attempting to include both the Command and Status registers may not operate correctly. Bit formats of these registers are given in Table 3-57.

Table 3-56. IDE Bus Master PRD Table Address Registers

Bit	Description		
F2BAR+I/O	Offset 04h-07h IDE Bus Master 0 PRD Table Address — Primary (R/W) Reset Value = 00000000	)h	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE Bus Master 0.		
	When written, this register points to the first entry in a PRD table. Once IDE Bus Master 0 is enabled (Command Regist bit $0 = 1$ ], it loads the pointer and updates this register to the next PRD by adding 08h.	er	
	When read, this register points to the next PRD.		
1:0	Reserved: Set to 0.		
F2BAR+I/O	Offset 0Ch-0Fh IDE Bus Master 1 PRD Table Address — Secondary (R/W) Reset Value = 00000000	)h	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE Bus Master 1.		
	When written, this register points to the first entry in a PRD table. Once IDE Bus Master 1 is enabled (Command Register bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.		
	When read, this register points to the next PRD.		
1:0	Reserved: Set to 0.		

Table 3-57. IDE Bus Master Command and Status Registers

Bit	Description	
F2BAR+I/C	O Offset 00h IDE Bus Master 0 Command Register — Primary (R/W)	Reset Value = 00h
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	<b>Read or Write Control:</b> Sets the direction of bus master transfers: 0 = PCI reads performed 1 = PCI writes performed.	;
	This bit should not be changed when the bus master is active.	
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	<b>Bus Master Control:</b> Controls the state of the bus master: 0 = Disable master; 1 = Enable m	
	Bus master operations can be halted by setting bit 0 to 0. Once an operation has been halted, 0 is set to 0 while a bus master operation is active, the command is aborted and the data transfer.	
F2BAR+I/C	O Offset 02h IDE Bus Master 0 Status Register — Primary (R/W)	Reset Value = 00h
7	Simplex Mode (Read Only): Can both the primary and secondary channel operate independent of a No (simplex mode)	dently? 0 = Yes;
6	Drive 1 DMA Capable: Allow Drive 1 to be capable of DMA transfers: 0 = Disable; 1 = Enable	le.
5	Drive 0 DMA Capable: Allow Drive 0 to be capable of DMA transfers: 0 = Disable; 1 = Enable	le.
4:3	Reserved: Set to 0. Must return 0 on reads.	
2	Bus Master Interrupt: Has the bus master detected an interrupt? 0 = No; 1 = Yes. Write 1 to	clear.
1	Bus Master Error: Has the bus master detected an error during data transfer? 0 = No; 1 = Y	es. Write 1 to clear.
0	Bus Master Active (Read Only): Is the bus master active? 0 = No; 1 = Yes.	
F2BAR+I/C	O Offset 08h IDE Bus Master 1 Command Register — Secondary (R/W)	Reset Value = 00h
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	<b>Read or Write Control:</b> Sets the direction of bus master transfers: 0 = PCI reads performed. 1 = PCI writes performed.	;
	This bit should not be changed when the bus master is active.	
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	Bus Master Control: Controls the state of the bus master: 0 = Disable master; 1 = Enable m	naster.
	Bus master operations can be halted by setting bit 0 = 0. Once an operation has been halted, 0 is set to 0 while a bus master operation is active, the command is aborted and the data transferded. This bit should be reset after completion of data transfer.	
F2BAR+I/C	O Offset 0Ah Bus Master 1 Status Register — Secondary (R/W)	Reset Value = 00h
7	Simplex Mode (Read Only): Can both the primary and secondary channel operate independent of a No (simplex mode)	dently? 0 = Yes;
6	Drive 1 DMA Capable: Allow Drive 1 to be capable of DMA transfers: 0 = Disable; 1 = Enable	le.
5	Drive 0 DMA Capable: Allow Drive 0 to be capable of DMA transfers: 0 = Disable; 1 = Enable	le.
4:3	Reserved: Set to 0. Must return 0 on reads.	
4:3 2	Reserved: Set to 0. Must return 0 on reads.  Bus Master Interrupt: Has the bus master detected an interrupt? 0 = No; 1 = Yes. Write 1 to	o clear.

#### **Physical Region Descriptor Format**

Each physical memory region to be transferred is described by a Physical Region Descriptor (PRD) as illustrated in Table 3-58. When the bus master is enabled (Command Register bit 0 = 1), data transfer proceeds until each PRD in the PRD table has been transferred. The bus master does not cache PRDs.

The PRD table consists of two DWORDs. The first DWORD contains a 32-bit pointer to a buffer to be transferred. This pointer must be 16-byte aligned. The second DWORD contains the size (16 bits) of the buffer and the EOT flag. The size must be in multiples of 16 bytes. The EOT bit (bit 31) must be set to indicate the last PRD in the PRD table.

#### **Programming Model**

The following steps explain how to initiate and maintain a bus master transfer between memory and an IDE device.

- Software creates a PRD table in system memory. Each PRD entry is 8 bytes long, consisting of a base address pointer and buffer size. The maximum data that can be transferred from a PRD entry is 64 KB. A PRD table must be aligned on a 4-byte boundary. The last PRD in a PRD table must have the EOT bit set.
- Software loads the starting address of the PRD table by programming the PRD Table Address Register.

- Software must fill the buffers pointed to by the PRDs with IDE data.
- Write 1 to the Bus Master Interrupt bit and Bus Master Error (Status Register bits 2 and 1) to clear the bits.
- Set the correct direction to the Read or Write Control bit (Command Register bit 3).

Engage the bus master by writing a "1" to the Bus Master Control bit (Command Register bit 0).

The bus master reads the PRD entry pointed to by the PRD Table Address Register and increments the address by 08h to point to the next PRD. The transfer begins.

6) The bus master transfers data to/from memory responding to bus master requests from the IDE device. At the completion of each PRD, the bus master's next response depends on the settings of the EOT flag in the PRD. If the EOT bit is set, then the IDE bus master clears the Bus Master Active bit (Status Register bit 0) and stops. If any errors occurred during the transfer, the bus master sets the Bus Master Error bit Status Register bit 1).

Table 3-58. Physical Region Descriptor Format

				By	te 3							Byt	te 2	2						By	te 1							By	te 0			
DWORD	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		•		•		N	Лет	ory	Reg	gion	Phy	/sica	al B	ase	Add	ress	[31	:4] (	IDE	Dat	аВ	uffer	)			•			0	0	0	0
1	E O T							Re	serv	/ed											S	ize [	15:	4]					0	0	0	0

#### 3.6.2.3 Ultra DMA/33 Mode

The CS5530 supports Ultra DMA/33. It utilizes the standard IDE Bus Master functionality to interface, initiate and control the transfer. Ultra DMA/33 definition also incorporates a Cyclic Redundancy Checking (CRC) error checking protocol to detect errors.

The Ultra DMA/33 protocol requires no extra signal pins on the IDE connector. The CS5530 redefines three standard IDE control signals when in Ultra DMA/33 mode. These definitions are shown in Table 3-59.

Table 3-59. Ultra DMA/33 Signal Definitions

CS5530 IDE Channel Signal	Ultra DMA/33 Read Cycle	Ultra DMA/33 Write Cycle
IDE_IOW#	STOP	STOP
IDE_IOR#	DMARDY#	STROBE
IDE_IORDY	STROBE	DMARDY#

All other signals on the IDE connector retain their functional definitions during the Ultra DMA/33 operation.

IDE\_IOW# is defined as STOP for both read and write transfers to request to stop a transaction.

IDE\_IOR# is redefined as DMARDY# for transferring data from the IDE device to the CS5530. It is used by the CS5530 to signal when it is ready to transfer data and to add wait states to the current transaction. IDE\_IOR# signal is defined as STROBE for transferring data from the CS5530 to the IDE device. It is the data strobe signal driven by the CS5530 on which data is transferred during each rising and falling edge transition.

IDE\_IORDY is redefined as STROBE for transferring data from the IDE device to the CS5530 during a read cycle. It is the data strobe signal driven by the IDE device on which data is transferred during each rising and falling edge transition. IDE\_IORDY is defined as DMARDY# during a write cycle for transferring data from the CS5530 to the IDE device. It is used by the IDE device to signal when it is ready to transfer data and to add wait states to the current transaction.

Ultra DMA/33 data transfer consists of three phases, a startup phase, a data transfer phase and a burst termination phase.

The IDE device begins the startup phase by asserting IDE\_DREQ. When ready to begin the transfer, the CS5530 asserts IDE\_DACK#. When IDE\_DACK# is asserted, the CS5530 drives IDE\_CS0# and IDE\_CS1# asserted, and IDE\_ADDR[2:0] low. For write cycles, the CS5530 negates STOP, waits for the IDE device to assert DMARDY#, and then drives the first data word and STROBE signal. For read cycles, the CS5530 negates STOP, and asserts DMARDY#. The IDE device then sends the first data word and asserts STROBE.

The data transfer phase continues the burst transfers with the CS5530 and the IDE via providing data, toggling STROBE and DMARDY#. The IDE\_DATA[15:0] is latched by receiver on each rising and falling edge of STROBE. The transmitter can pause the burst cycle by holding STROBE high or low, and resume the burst cycle by again toggling STROBE. The receiver can pause the burst cycle by negating DMARDY# and resumes the burst cycle by asserting DMARDY#.

The current burst cycle can be terminated by either the transmitter or the receiver. A burst cycle must first be paused as described above before it can be terminated. The CS5530 can then stop the burst cycle by asserting STOP, with the IDE device acknowledging by negating IDE\_DREQ. The IDE device then stops the burst cycle by negating IDE\_DREQ and the CS5530 acknowledges by asserting STOP. The transmitter then drives the STROBE signal to a high level. The CS5530 then puts the result of the CRC calculation onto the IDE\_DATA[15:0] while deasserting IDE\_DACK#. The IDE device latches the CRC value on the rising edge of IDE\_DACK#.

The CRC value is used for error checking on Ultra DMA/33 transfers. The CRC value is calculated for all data by both the CS5530 and the IDE device during the Ultra DMA/33 burst transfer cycles. This result of the CRC calculation is defined as all data transferred with a valid STROBE edge while IDE\_DACK# is asserted. At the end of the burst transfer, the CS5530 drives the result of the CRC calculation onto IDE\_DATA[15:0] which is then strobed by the deassertion of IDE\_DACK#. The IDE device compares the CRC result of the CS5530 to its own and reports an error if there is a mismatch.

The timings for Ultra DMA/33 are programmed into the DMA control registers:

- Channel 0 Drive 0 DMA Control Register (F2BAR+I/O Offset 24h)
- Channel 0 Drive 1 DMA Control Register (F2BAR+I/O Offset 2Ch)
- Channel 1 Drive 0 DMA Control Register (F2BAR+I/O Offset 34h)
- Channel 1 Drive 1 DMA Control Register (F2BAR+I/O Offset 3Ch)

The bit formats for these registers are given in Table 3-60. Note that F2BAR+I/O Offset 24h[20] is used to select either Multiword or Ultra DMA mode. Bit 20 = 0 selects Multiword DMA mode. If bit 20 = 1, then Ultra DMA/33 mode is selected. Once mode selection is made using this bit, the remaining DMA Control Registers also operate in the selected mode.

Also listed in the bit formats are recommended values for both Multiword DMA Modes 0-2 and Ultra DMA/33 Modes 0-2.

**Note:** These are only recommended settings and are not 100% tested.

#### Table 3-60. MDMA/UDMA Control Registers

Bit	Description	
F2BAR+I/C	O Offset 24h-27h Channel 0 Drive 0 DMA Control Registe	r (R/W) Reset Value = 00077771h
If bit 20 = 0	D, Multiword DMA	
Settings for	r: Multiword DMA Mode 0 = 00077771h Multiword DMA Mode 1 = 00012121h Multiword DMA Mode 2 = 00002020h	
31	PIO Mode Format: 0 = Format 0; 1 = Format 1	
30:21	Reserved: Set to 0.	
20	<b>DMA Select:</b> DMA operation: 0 = Multiword DMA; 1 = Ultra DMA/33.	
19:16	tKR: IDE_IOR# recovery time (4-bit) (value + 1 cycle)	
15:12	tDR: IDE_IOR# pulse width (value + 1 cycle)	
11:8	tKW: IDE_IOW# recovery time (4-bit) (value + 1 cycle)	
7:4	tDW: IDE_IOW# pulse width (value + 1 cycle)	
3:0	tM: IDE_CS0#/CS1# to IDE_IOR#/IOW# setup; IDE_CS0#/CS1# setup	to IDE_DACK0#/DACK1#
If bit 20 = 1	1, Ultra DMA/33	
Settings for	r: Ultra DMA/33 Mode 0 = 00921250h Ultra DMA/33 Mode 1 = 00911140h Ultra DMA/33 Mode 2 = 00911030h	
31	PIO Mode Format: 0 = Format 0; 1 = Format 1	
30:21	Reserved: Set to 0.	
20	<b>DMA Select:</b> DMA operation: 0 = Multiword DMA, 1 = Ultra DMA/33.	
19:16	tCRC: CRC setup UDMA in IDE_DACK# (value + 1 cycle) (for host term	ninate CRC setup = tMLI + tSS)
15:12	tSS: UDMA out (value + 1 cycle)	
11:8	tCYC: Data setup and cycle time UDMA out (value + 2 cycles)	
7:4	tRP: Ready to pause time (value + 1 cycle). Note: tRFS + 1 tRP on next	t clock.
3:0	tACK: IDE CS0#/CS1# setup to IDE DACK0#/DACK1# (value + 1 cycle	e)

F2BAR+I/O Offset 2Ch-2Fh

Channel 0 Drive 1 DMA Control Register (R/W)

**Reset Value = 00017771h** 

Channel 0 Drive 1 MDMA/UDMA Control Register: Refer to F2BAR+I/O Offset 24h for bit descriptions.

Note: Once the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined as reserved, read only.

F2BAR+I/O Offset 34h-37h

Channel 1 Drive 0 DMA Control Register (R/W)

Reset Value = 00017771h

Channel 1 Drive 0 MDMA/UDMA Control Register: Refer to F2BAR+I/O Offset 24h for bit descriptions.

Note: Once the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined as reserved, read only.

F2BAR+I/O Offset 3Ch-3Fh

Channel 1 Drive 1 DMA Control Register (R/W)

**Reset Value = 00017771h** 

Channel 1 Drive 1 MDMA/UDMA Control Register: Refer to F2BAR+I/O Offset 24h for bit descriptions.

Note: Once the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined as reserved, read only.

#### 3.7 XPRESSAUDIO

Through XpressAUDIO, the CS5530 offers a combined hardware/software support solution to meet industry standard audio requirements. XpressAUDIO uses Virtual System Architecture (VSA) technology along with additional hardware features to provide the necessary support for industry standard 16-bit stereo synthesis and OPL3 emulation.

The hardware portion of XpressAUDIO is for transporting streaming audio data to/from the system memory and an AC97 codec. This hardware includes:

- Six (three inbound/three outbound) buffered PCI bus mastering engines that drive specific AC97 interface slots
- Interfaces to AC97 codecs (e.g., LM4548) for audio input/output.

Additional hardware provides the necessary functionality for VSA technology. This hardware includes the ability to:

- Generate an SMI to alert software to update required data. An SMI is generated when either audio buffer is half empty or full. If the buffers become completely empty or full, the Empty bit is asserted.
- · Generate an SMI on I/O traps.
- Trap accesses for sound card compatibility at either I/O Port 220h-22Fh, 240h-24Fh, 260h-26Fh, or 280h-28Fh.
- Trap accesses for FM compatibility at I/O Port 388h-38Rh
- Trap accesses for MIDI UART interface at I/O Port 300h-301h or 330h-331h.

- Trap accesses for serial input and output at COM2 (I/O Port 2F8h-2FFh) or COM4 (I/O Port 2E8h-2EFh).
- Support trapping for low (I/O Port 00h-0Fh) and/or high (I/O Port C0h-DFh) DMA accesses.
- Support hardware status register reads in CS5530, minimizing SMI overhead.
- Support is provided for software-generated IRQs on IRQ 2, 3, 5, 7, 10, 11, 12, 13, 14, and 15.

Included in the following subsections are details regarding the registers used for configuring the audio interface. The registers are accessed through F3 Index 10h, the Base Address Register (F3BAR) in Function 3. F3BAR sets the base address for XpressAUDIO support registers as shown in Table 3-61.

#### 3.7.1 Subsystem Data Transport Hardware

The data transport hardware can be broadly divided into two sections: bus mastering and the codec interface.

#### 3.7.1.1 Audio Bus Masters

The CS5530 audio hardware includes six PCI bus masters (three for input and three for output) for transferring digitized audio between memory and the external codec. With these bus master engines, the CS5530 off-loads the CPU and improves system performance.

The programming interface defines a simple scatter/gather mechanism allowing large transfer blocks to be scattered to or gathered from memory. This cuts down on the number of interrupts to and interactions with the CPU.

Table 3-61. Base Address Register (F3BAR) for XpressAUDIO Registers

Bit	Description		
F3 Index 1	0h-13h	Base Address Register — F3BAR (R/W)	Reset Value = 00000000h
used to cor	ntrol the audio FIFO and co	the memory mapped audio interface control register block. dec interface, as well as to support SMIs produced by VSA nemory address range. Refer to Table 4-20 for the bit format	technology. Bits [11:0] are read only
31:12	Audio Interface Base A	ddress	
11:0	Address Range (Read C	Only)	

The six bus masters that directly drive specific slots on the AC97 interface:

- Audio Bus Master 0
  - Output to codec
  - PCI read
  - 32-Bit
  - Left and right channels
  - Slots 3 and 4
- · Audio Bus Master 1
  - Input from codec
  - PCI write
  - 32-Bit
  - Left and right channels
  - Slots 3 and 4
- · Audio Bus Master 2
  - Output to codec
  - PCI read
  - 16-Bit
  - Slot 5
- · Audio Bus Master 3
  - Input from codec
  - PCI write
  - 16-Bit
  - Slot 5

- · Audio Bus Master 4
  - Output to codec
  - PCI read
  - 16-Bit
  - Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot)
- · Audio Bus Master 5
  - Input from codec
  - PCI write
  - 16-Bit
  - Slot 6 or 11 (F3BAR+Memory Offset 08h[20] selects slot)

#### **Bus Master Audio Configuration Registers**

The format for the bus master audio configuration registers is similar in that each bus master has a Command Register, an SMI Status Register and a PRD Table Address Register. Programming of the bus masters is generic in many ways, although specific programming is required of bit 3 in the Command Register. This bit selects read or write control and is dependent upon which Audio Bus Master is being programmed.

#### Table 3-62. Generic Bit Formats for Audio Bus Master Configuration Registers

Bit	Description
	Command Register (R/W)
7:4	Reserved: Set to 0. Must return 0 on reads.
3	Read or Write Control: Set the transfer direction of Audio Bus Master X: 0 = PCI reads performed; 1 = PCI writes performed.
	This bit should not be changed when the bus master is active. The setting of this bit is dependent upon the assigned bus master.
	Note: Must be R/W as a byte.
2:1	Reserved: Set to 0. Must return 0 on reads.
0	<b>Bus Master Control:</b> Controls the state of the Audio Bus Master X: 0 = Disable; 1 = Enable.
	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to 0, the bus master must either be paused or have reached EOT. Writing this bit to 0 while the bus master is operating results in unpredictable behavior including the possibility of the bus master state machine crashing. The only recovery from this condition is a PCI reset.
Note: Mu	ust be read and written as a BYTE.
	SMI Status Register (RC)
7:2	Reserved (Read to Clear)
1	<b>Bus Master Error (Read to Clear):</b> Hardware encountered a second EOP (end of page) before software has cleared the first? 0 = No; 1 = Yes.
	If hardware encounters a second EOP before software has cleared the first, it causes the bus master to pause until this register is read to clear the error.
	Note: Must be R/W as a byte.
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in the PRD table (bit 30)? 0 = No; 1 = Yes.
Note: Mu	ust be read and written as a BYTE.
	PRD Table Address (R/W)
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for Audio Bus Master X.
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master X is enabled (Command Reg-
	ister bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.
	When read, this register points to the next PRD.
1:0	Reserved: Set to 0.

For example, Audio Bus Master 0 is defined as an output only, so bit 3 of Audio Bus Master 0 Command Register (F3BAR+Memory Offset 20h[3]) must always be set to 1.

Table 3-62 explains the generic format for the six audio bus masters. Table 3-63 gives the register locations, reset values and specific programming information of bit 3, Read or Write Control, in the Command Register for the Audio Bus Masters.

Table 3-63. Au	ıdio Bus Master Configuration Regist	er Summary
Bit Description		
Audio Bus Master 0: Output to Codec; 3	2-Bit; Left and Right Channels; Slots 3 and 4.	
F3BAR+Memory Offset 20h F3BAR+Memory Offset 21h F3BAR+Memory Offset 22h-23h F3BAR+Memory Offset 24h-27h Refer to Table 3-62 for bit descriptions.	Command Register (R/W) SMI Status Register (RC) Not Used PRD Table Address (R/W)	Reset Value = 00h Reset Value = 00h Reset Value = 00000000h
•	st be set to 0 (read) and should not be changed wh	nen the bus master is active.
Audio Bus Master 1: Input from Codec;	32-Bit; Left and Right Channels; Slots 3 and 4.	
F3BAR+Memory Offset 28h F3BAR+Memory Offset 29h F3BAR+Memory Offset 2Ah-2Bh	Command Register (R/W) SMI Status Register (RC) Not Used	Reset Value = 00h Reset Value = 00h
F3BAR+Memory Offset 2Ch-2Fh Refer to Table 3-62 for bit descriptions.  Note: Bit 3 of the Command Register mus	PRD Table Address (R/W) st be set to 1 (write) and should not be changed wh	Reset Value = 00000000h
Audio Bus Master 2: Output to Codec; 1		ion the sac master to deliver
F3BAR+Memory Offset 30h F3BAR+Memory Offset 31h F3BAR+Memory Offset 32h-33h F3BAR+Memory Offset 34h-37h Refer to Table 3-62 for bit descriptions.	Command Register (R/W) SMI Status Register (RC) Not Used PRD Table Address (R/W)	Reset Value = 00h Reset Value = 00h Reset Value = 00000000h
Audio Bus Master 3: Input from Codec;		ien the bus master is active.
F3BAR+Memory Offset 38h F3BAR+Memory Offset 39h F3BAR+Memory Offset 3Ah-3Bh F3BAR+Memory Offset 3Ch-3Fh Refer to Table 3-62 for bit descriptions.	Command Register (R/W) SMI Status Register (RC) Not Used PRD Table Address (R/W)	Reset Value = 00h Reset Value = 00h Reset Value = 00000000h
	st be set to 1 (write) and should not be changed when the changed when the changed with the	
F3BAR+Memory Offset 40h F3BAR+Memory Offset 41h F3BAR+Memory Offset 42h-43h F3BAR+Memory Offset 44h-47h	Command Register (R/W) SMI Status Register (RC) Not Used PRD Table Address (R/W)	Reset Value = 00h Reset Value = 00h Reset Value = 00000000h
Refer to Table 3-62 for bit descriptions.  Note: Bit 3 of the Command Register must	st be set to 0 (read) and should not be changed wh	en the bus master is active.
Audio Bus Master 5: Input from Codec;	16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h	n[20] selects slot).
F3BAR+Memory Offset 48h F3BAR+Memory Offset 49h F3BAR+Memory Offset 4Ah-4Bh F3BAR+Memory Offset 4Ch-4Fh	Command Register (R/W) SMI Status Register (RC) Not Used PRD Table Address (R/W)	Reset Value = 00h Reset Value = 00h Reset Value = 00000000h
Refer to Table 3-62 for bit descriptions. <b>Note:</b> Bit 3 of the Command Register must	st be set to 1 (write) and should not be changed wh	nen the bus master is active.

#### 3.7.1.2 Physical Region Descriptor Table Address

Before the bus master starts a master transfer it must be programmed with a pointer (PRD Table Address Register) to a Physical Region Descriptor Table. This pointer sets the starting memory location of the Physical Region Descriptors (PRDs). The PRDs describe the areas of memory that are used in the data transfer. The descriptor table entries must be aligned on a 4-byte boundary and the table cannot cross a 64 KB boundary in memory.

#### 3.7.1.3 Physical Region Descriptor Format

Each physical memory region to be transferred is described by a Physical Region Descriptor (PRD) as illustrated in Table 3-64. When the bus master is enabled (Command Register bit 0 = 1), data transfer proceeds until each PRD in the PRD table has been transferred. The bus master does not cache PRDs.

The PRD table consists of two DWORDs. The first DWORD contains a 32-bit pointer to a buffer to be transferred. The second DWORD contains the size (16 bits) of the buffer and flags (EOT, EOP, JMP). The description of the flags are as follows:

- EOT bit If set in a PRD, this bit indicates the last entry in the PRD table (bit 31). The last entry in a PRD table must have either the EOT bit or the JMP bit set. A PRD can not have both the JMP and EOT bits set.
- EOP bit If set in a PRD and the bus master has completed the PRD's transfer, the End of Page bit is set (Status Register bit 0 = 1) and an SMI is generated. If a second EOP is reached due to the completion of another PRD before the End of Page bit is cleared, the Bus Master Error bit is set (Status Register bit 1 = 1) and the bus master pauses. In this paused condition, reading the Status Register clears both the Bus Master Error and the End of Page bits and the bus master continues.
- JMP bit This PRD is special. If set, the Memory Region Physical Base Address is now the target address of the JMP. There is no data transfer with this PRD. This PRD allows the creation of a looping mechanism. If a PRD table is created with the JMP bit set in the last PRD, the PRD table does not need a PRD with the EOT bit set. A PRD can not have both the JMP and EOT bits set.

Table 3-64. Physical Region Descriptor Format

				Byt	te 3							Byt	e 2							Ву	te 1							Ву	yte 0			
DWORD	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0								•	Ме	mor	y Re	egio	n B	ase	Add	ress	[31	:1] (	(Au	dio [	Data	Buf	fer)			•		•				0
1	E O T	E O P	J M P						Re	serv	/ed												Siz	e [1	5:1]							0

#### 3.7.1.4 Programming Model

The following discussion explains, in steps, how to initiate and maintain a bus master transfer between memory and an audio slave device.

In the steps listed below, the reference to "Example" refers to Figure 3-20, PRD Table Example.

 Software creates a PRD table in system memory. Each PRD entry is 8 bytes long; consisting of a base address pointer and buffer size. The maximum data that can be transferred from a PRD entry is 64 KB. A PRD table must be aligned on a 4-byte boundary. The last PRD in a PRD table must have the EOT or JMP bit set.

**Example** - Assume the data is outbound. There are three PRDs in the example PRD table. The first two PRDs (PRD\_1, PRD\_2) have only the EOP bit set. The last PRD (PRD\_3) has only the JMP bit set. This example creates a PRD loop.

Software loads the starting address of the PRD table by programming the PRD Table Address Register.

**Example** - Program the PRD Table Address Register with Address 3.

3) Software must fill the buffers pointed to by the PRDs with audio data. It is not absolutely necessary to fill the buffers; however, the buffer filling process must stay ahead of the buffer emptying. The simplest way

to do this is by using the EOP flags to generate an SMI when a PRD is empty.

**Example -** Fill Audio Buffer\_1 and Audio Buffer\_2. The SMI generated by the EOP from the first PRD allows the software to refill Audio Buffer\_1. The second SMI will refill Audio Buffer\_2. The third SMI will refill Audio Buffer 1 and so on.

 Read the SMI Status Register to clear the Bus Master Error and End of Page bits (bits 1 and 0).

Set the correct direction to the Read or Write Control bit (Command Register bit 3). Note that the direction of the data transfer of a particular bus master is fixed and therefore the direction bit must be programmed accordingly. It is assumed that the codec has been properly programmed to receive the audio data.

Engage the bus master by writing a "1" to the Bus Master Control bit (Command Register bit 0).

The bus master reads the PRD entry pointed to by the PRD Table Address Register and increments the address by 08h to point to the next PRD. The transfer begins.

**Example** - The bus master is now properly programmed to transfer Audio Buffer\_1 to a specific slot(s) in the AC97 interface.




Figure 3-20. PRD Table Example

5) The bus master transfers data to/from memory responding to bus master requests from the AC97 interface. At the completion of each PRD, the bus master's next response depends on the settings of the flags in the PRD.

**Example** - At the completion of PRD\_1 an SMI is generated because the EOP bit is set while the bus master continues on to PRD\_2. The address in the PRD Table Address Register is incremented by 08h and is now pointing to PRD\_3. The SMI Status Register is read to clear the End of Page status flag. Since Audio Buffer\_1 is now empty, the software can refill it.

At the completion of PRD\_2 an SMI is generated because the EOP bit is set. The bus master then continues on to PRD\_3. The address in the PRD Table Address Register is incremented by 08h. The DMA SMI Status Register is read to clear the End of Page status flag. Since Audio Buffer\_2 is now empty, the software can refill it. Audio Buffer\_1 has been refilled from the previous SMI.

PRD\_3 has the JMP bit set. This means the bus master uses the address stored in PRD\_3 (Address\_3) to locate the next PRD. It does not use the address in the PRD Table Address Register to get the next PRD. Since Address\_3 is the location of PRD\_1, the bus master has looped the PRD table.

Stopping the bus master can be accomplished by not reading the SMI Status Register End of Page status flag. This will lead to a second EOP which causes a Bus Master Error and pauses the bus master. In effect, once a bus master has been enabled it never has to be disabled, just paused. The bus master cannot be disabled unless the bus master has been paused or has reached an EOT.

### 3.7.1.5 AC97 Codec Interface

The CS5530 provides an AC97 Specification Revision 1.3, 2.0, and 2.1 compatible interface. Any AC97 codec which supports sample rate conversion (SRC) can be used with the CS5530. This type of codec allows for a design which meets the requirements for PC97 and PC98-compliant audio as defined by Microsoft Corporation.

The AC97 codec (e.g., LM4548) is the master of the serial interface and generates the clocks to CS5530, Figure 3-21 shows the codec and CS5530 signal connections. For specifications on the serial interface, refer to the appropriate codec manufacturer's data sheet.

For PC speaker synthesis, the CS5530 outputs the PC speaker signal on the PC\_BEEP pin which is connected to the PC BEEP input of the AC97 codec.




Figure 3-21. AC97 Signal Connections

#### **Codec Configuration/Control Registers**

The codec related registers consist of four 32-bit registers:

- Codec GPIO Status Register
- Codec GPIO Control Register
- · Codec Status Register
- · Codec Command Register

# Codec GPIO Status and Control Registers (F3BAR+ Memory Offset 00h and 04h)

The Codec GPIO Status and Control Registers are used for codec GPIO related tasks such as enabling a codec GPIO interrupt to cause an SMI.

#### Codec Status Register (F3BAR+Memory Offset 08h)

The Codec Status Register stores the codec status word. It updates every valid Status Word slot.

#### Codec Control Register (F3BAR+Memory Offset 0Ch)

The Codec Control Register writes the control word to the codec. By writing the appropriate control words to this port, the features of the codec can be controlled. The contents of this register are written to the codec during the Control Word slot.

Table 3-65. Codec Configuration/Control Registers

Bit	Description		
F3BAR+N	lemory Offset 00h-03h	Codec GPIO Status Register (R/W)	Reset Value = 00000000h
31	Codec GPIO Interface: 0 =	Disable; 1 = Enable.	
30	Codec GPIO SMI: Allow cod	dec GPIO interrupt to generate an SMI: 0 = Disable; 1=	Enable.
	Top level SMI status is report	ted at F1BAR+Memory Offset 00h/02h[1].	
	Second level SMI status is r	eported at F3BAR+Memory Offset10h/12h[1].	
29:21	Reserved: Set to 0.		
20	Codec GPIO Status Valid (	<b>Read Only):</b> Is the status read valid? 0 = Yes; 1 = No.	
19:0	Codec GPIO Pin Status (R SDATA_IN signal.	ead Only): This is the GPIO pin status that is received f	rom the codec in slot 12 on
F3BAR+N	Memory Offset 04h-07h	Codec GPIO Control Register (R/W)	Reset Value = 00000000h
31:20	Reserved: Set to 0.		
19:0	Codec GPIO Pin Data: This	s is the GPIO pin data that is sent to the codec in slot 12	on the SDATA_OUT signal.
F3BAR+N	Memory Offset 08h-0Bh	Codec Status Register (R/W)	Reset Value = 00000000h
31:24	Codec Status Address (Refrom slot 1 bits [19:12].	ead Only): Address of the register for which status is being	ing returned. This address comes
23	Codec Serial INT SMI: Allo	w codec serial interrupt to generate an SMI: 0 = Disable	; 1= Enable.
	1 .	rted at F1BAR+Memory Offset 00h/02h[1]. eported at F3BAR+Memory Offset10h/12h[1].	
22	SYNC Pin: Selects SYNC p	in level: 0 = Low; 1 = High.	
21	Enable SDATA_IN2: Pin AE	24 functions as: 0 = GPIO1; 1 = SDATA_IN2.	
	For this pin to function as SI	DATA_IN2, it must first be configured as an input (F0 Ind	ex 90h[1] = 0).
20	<b>Audio Bus Master 5 AC97</b> 0 = Slot 6; 1 = Slot 11.	Slot Select: Selects slot for Audio Bus Master 5 to rece	ive data:
19	<b>Audio Bus Master 4 AC97</b> 0 = Slot 6; 1 = Slot 11.	Slot Select: Selects slot for Audio Bus Master 4 to trans	smit data:
18	Reserved: Set to 0.		
17	Status Tag (Read Only): De	etermines if the status in bits [15:0] is new or not: $0 = Nc$	ot new; 1 = New.
16	Codec Status Valid (Read	<b>Only):</b> Is the status in bits $[15:0]$ valid? $0 = No$ ; $1 = Yes$ .	
15:0	Codec Status (Read Only) bits [19:4] are used from slo	This is the codec status data that is received from the cate.	codec in slot 2 on SDATA_IN. Only
F3BAR+N	Memory Offset 0Ch-0Fh	Codec Command Register (R/W)	Reset Value = 00000000h
31:24	goes in slot 1 bits [19:12] on	<del>_</del>	mmand is being sent. This address
23:22		ation: Selects which codec to communicate with:	
	00 = Primary codec 01 = Secondary codec	10 = Third codec 11 = Fourth codec	
	,	ly valid settings for these bits.	
2 <mark>1</mark> :17	Reserved: Set to 0.	y valid dettings for those bits.	
16		the command in bits [15:0] valid? 0 = No; 1 = Yes.	
10		the command in bits [13.0] valid: 0 = 140, 1 = 165.  Then a command is loaded. It remains set until the command is loaded.	nand has been sent to the codec
		men a commano is idaded, il temans sei imili me comi	

#### 3.7.2 VSA Technology Support Hardware

The CS5530 I/O companion incorporates the required hardware in order to support the Virtual System Architecture (VSA) technology for capture and playback of audio using an external codec. This eliminates much of the hardware traditionally associated with industry standard audio functions.

XpressAUDIO software provides 16-bit compatible sound. This software is available to OEMs for incorporation into the system BIOS ROM.

#### 3.7.2.1 VSA Technology

VSA technology provides a framework to enable software implementation of traditionally hardware-only components. VSA technology software executes in System Management Mode (SMM), enabling it to execute transparently to the operating system, drivers and applications.

The VSA technology design is based upon a simple model for replacing hardware components with software. Hardware to be virtualized is merely replaced with simple access detection circuitry which asserts the SMI# (System Management Interrupt) pin when hardware accesses are detected. The current execution stream is immediately preempted, and the processor enters SMM. The SMM system software then saves the processor state, initializes the VSA technology execution environment, decodes the SMI source and dispatches handler routines which have registered requests to service the decoded SMI source. Once all handler routines have completed, the processor state is restored and normal execution resumes. In this manner, hardware accesses are transparently replaced with the execution of SMM handler software.

Historically, SMM software was used primarily for the single purpose of facilitating active power management for notebook designs. That software's only function was to manage the power up and down of devices to save power. With high performance processors now available, it is feasible to implement, primarily in SMM software, PC capabilities traditionally provided by hardware. In contrast to power management code, this virtualization software generally has strict performance requirements to prevent application performance from being significantly impacted.

### 3.7.2.2 Audio SMI Related Registers

The SMI related registers consist of:

- · Second Level Audio SMI Status Registers
- I/O Trap SMI and Fast Write Status Register
- I/O Trap SMI Enable Register

The Top SMI Status Mirror and Status Registers are the top level of hierarchy for the SMI Handler in determining the source of an SMI. These two registers are at F1BAR+Memory Offset 00h (Status Mirror) and F1BAR+Memory Offset 02h (Status). The registers are identical except that reading the register at F1BAR+Memory Offset 02h clears the status.

Second Level Audio SMI Status Registers - The second level of audio SMI status reporting is set up very much like the top level. There are two status reporting registers, one "read only" (mirror) and one "read to clear". The data returned by reading either offset is the same (i.e., SMI was caused by an audio related event). The difference between F3BAR+Memory Offset 12h (mirror) and 10h is in the ability to clear the SMI source at 10h.

Figure 3-22 shows an SMI tree for checking and clearing the source of an audio SMI. Only the audio SMI bit is detailed here. For details regarding the remaining bits in the Top SMI Status Mirror and Status Registers refer to Table 4-16 "F1BAR+Memory Offset xxh: SMI Status and ACPI Timer Registers" on page 180.

I/O Trap SMI and Fast Write Status Register - This 32-bit read-only register (F3BAR+Memory Offset 14h) not only indicates if the enabled I/O trap generated an SMI, but also contains Fast Path Write related bits.

I/O Trap SMI Enable Register - The I/O Trap SMI Enable Register (F3BAR+Memory Offset 18h) allows traps for specified I/O addresses and configures generation for I/O events. It also contains the enabling bit for Fast Path Write/Read features.

Status Fast Path Read - If enabled, the CS5530 intercepts and responds to reads to several status registers. This speeds up operations, and prevents SMI generation for reads to these registers. This process is called Status Fast Path Read. Status Fast Path Read is enabled via F3BAR+Memory Offset 18h[4].

In Status Fast Path Read the CS5530 responds to reads of the following addresses:

388h-38Bh

2x0h, 2x1, 2x2h, 2x3, 2x8 and 2x9h

Note that if neither sound card nor FM I/O mapping is enabled, then status read trapping is not possible.

Fast Path Write - If enabled, the CS5530 captures certain writes to several I/O locations. This feature prevents two SMIs from being asserted for write operations that are known to take two accesses (the first access is an index and the second is data). This process is called Fast Path Write. Fast Path Write is enabled in via F3BAR+Memory Offset 18h[11].

Fast Path Write captures the data and address bit 1 (A1) of the first access, but does not generate an SMI. A1 is stored in F3BAR+Memory Offset 14h[15]. The second access causes an SMI, and the data and address are captured as in a normal trapped I/O.

In Fast Path Write, the CS5530 responds to writes to the following addresses:

388h, 38Ah and 38B 2x0h, 2x2h, and 2x8h

Table 3-66 and Table 3-67 show the bit formats of the second and third level SMI status reporting registers, respectively. Table 3-68 shows the sound card I/O trap and Fast Path Read/Write programming bits.




Figure 3-22. Audio SMI Tree Example

Table 3-66. Second Level SMI Status Reporting Registers

Bit	Description	
F3BAR+N	emory Offset 10h-11h Second Level Audio SMI Status Mirror Register (RC)	Reset Value = 0000h
15:8	Reserved: Set to 0.	
7	<b>Audio Bus Master 5 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 5?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR+Memory Offset 48h[ generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset)	[0] = 1). An SMI is then
6	<b>Audio Bus Master 4 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 4?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR+Memory Offset 40h[ generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset	,
5	<b>Audio Bus Master 3 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 3?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR+Memory Offset 38h[ generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset)	
4	<b>Audio Bus Master 2 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 2?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR+Memory Offset 30h[ generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset)	,
3	<b>Audio Bus Master 1 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 1?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR+Memory Offset 28h[ generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 28h[	
2	<b>Audio Bus Master 0 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on 0 = No; 1 = Yes.	Audio Bus Master 0?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR+Memory Offset 20hl generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 20hl)	
1	Codec Serial or GPIO Interrupt SMI Status (Read to Clear): SMI was caused by a serial or C 0 = No; 1 = Yes.	GPIO interrupt from codec?
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory	Offset 00h/02h[1].
	SMI generation enabling for codec serial interrupt: F3BAR+Memory Offset 08h[23] = 1.  SMI generation enabling for codec GPIO interrupt: F3BAR+Memory Offset 00h[30] = 1.	
0	I/O Trap SMI Status (Read to Clear): SMI was caused by an I/O trap? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The next level (third level) of SMI status report Offset 14h. The top level is reported at F1BAR+Memory Offset 00h/02h[1].	ting is at F3BAR+Memory
Note: Re	ading this register clears the status bits. Note that bit 0 has another level (third) of SMI status re	porting.
	ead-only "Mirror" version of this register exists at F3BAR+Memory Offset 00h. If the value of the clearing the SMI source (and consequently deasserting SMI), the Mirror register may be read i	_

Table 3-66. Second Level SMI Status Reporting Registers (Continued)

Bit	Description
F3BAR+N	Memory Offset 12h-13h Second Level Audio SMI Status Register (RO) Reset Value = 0000
15:8	Reserved: Set to 0.
7	Audio Bus Master 5 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 5? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR+Memory Offset 48h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 49h[0] = 1).
6	Audio Bus Master 4 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 4?  0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR+Memory Offset 40h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 41h[0] = 1).
5	Audio Bus Master 3 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 3? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR+Memory Offset 38h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 39h[0] = 1).
4	Audio Bus Master 2 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 2? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR+Memory Offset 30h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 31h[0] = 1).
3	Audio Bus Master 1 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 1? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR+Memory Offset 28h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 29h[0] = 1).
2	Audio Bus Master 0 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 0? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR+Memory Offset 20h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 21h[0] = 1).
1	Codec Serial or GPIO Interrupt SMI Status (Read Only): SMI was caused by a serial or GPIO interrupt from codec? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation enabling for codec serial interrupt: F3BAR+Memory Offset 08h[23] = 1. SMI generation enabling for codec GPIO interrupt: F3BAR+Memory Offset 00h[30] = 1.
0	I/O Trap SMI Status (Read Only): SMI was caused by an I/O trap? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The next level (third level) of SMI status reporting is at F3BAR+Memory Offset 14h. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
Note: Re	ading this register does not clear the status bits. See F3BAR+Memory Offset 10h.

## Table 3-67. Third Level SMI Status Reporting Registers

31:24 Fast Path Write Even Access Data (Read Only): These bits contain the data from the last Fast Path Write Ever access. These bits change only on a fast write to an even address.  23:16 Fast Path Write Odd Access Data (Read Only): These bits contain the data from the last Fast Path Write Odd These bits change on a fast write to an odd address, and also on any non-fast write.  15 Fast Write A1 (Read Only): This bit contains the A1 value for the last Fast Write access.  16 Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.  17 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  18 Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Patis disabled, the SMI is reported in bit 10 of this register.  19 This is the third level of SMI status reporting.  10 The second level of SMI status is reported at F3BAR+Memory Offset 18h[2].  11 DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  12 O = No; 1 = Yes. (Note)  13 This is the third level of SMI status reporting.  14 The second level of SMI status is reported at F3BAR10h/12h[0].  15 The top level is reported at F1BAR+Memory Offset 18h[8:7].  16 MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  17 O = No; 1 = Yes. (Note)  18 This is the third level of SMI status reporting.  19 The second level of SMI status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  10 O = No; 1 = Yes. (Note)  11 SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  12 SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  13 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear):	Bit	Description
access. These bits change only on a fast write to an even address.  Fast Path Write Odd Access Data (Read Only): These bits contain the data from the last Fast Path Write Odd in These bits change on a fast write to an odd address, and also on any non-fast write.  Fast Write At (Read Only): This bit contains the At value for the last Fast Write access.  Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card in I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Patis disabled, the SMI is reported in bit 10 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Credit of FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Credit PM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18	3BAR+N	lemory Offset 14h-17h I/O Trap SMI and Fast Write Status Register (RO/RC) Reset Value = 00000000
These bits change on a fast write to an odd address, and also on any non-fast write.  Fast Write A1 (Read Only): This bit contains the A1 value for the last Fast Write access.  Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card is disabled, the SMI is reported in bit 10 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the SMI to be reported here. If Fast Path I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the SMI to the reported in bit 13 of this register.  This is the third level of SMI status is reported at F3BAR10h/12h[0].  The second level of SMI statu	31:24	Fast Path Write Even Access Data (Read Only): These bits contain the data from the last Fast Path Write Even access. These bits change only on a fast write to an even address.
14 Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.  13 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Patis disabled, the SMI is reported in bit 10 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  12 DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card SMI yellon enabling is at F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported	23:16	Fast Path Write Odd Access Data (Read Only): These bits contain the data from the last Fast Path Write Odd access These bits change on a fast write to an odd address, and also on any non-fast write.
Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Patis disabled, the SMI is reported in bit 10 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card SMI yet and the second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 18h[11] = 0, for the SMI to b	15	Fast Write A1 (Read Only): This bit contains the A1 value for the last Fast Write access.
FM I/O Trap? 0 = No; 1 = Yes. (Note) Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Patis disabled, the SMI is reported in bit 10 of this register. This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[2].  12 DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap? 0 = No; 1 = Yes. (Note) This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap? 0 = No; 1 = Yes. (Note) This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Carf M I/O Trap? 0 = No; 1 = Yes. (Note) Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register. This is the third level of SMI status is reported at F3BAR10h/12h[0]. The top level of SMI status is reported at F3BAR10h/12h[0]. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].	14	Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.
is disabled, the SMI is reported in bit 10 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  12 DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  11 MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  10 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Care FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].	13	Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM I/O Trap? 0 = No; 1 = Yes. (Note)
The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[2].  DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Carfor I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].		Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Path Writ is disabled, the SMI is reported in bit 10 of this register.
DMA Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the DMA I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].		The second level of SMI status is reported at F3BAR10h/12h[0].
0 = No; 1 = Yes. (Note) This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note) This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Carf M I/O Trap? 0 = No; 1 = Yes. (Note) Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register. This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].		SMI generation enabling is at F3BAR+Memory Offset 18h[2].
The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].  11 MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note) This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1]. SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  10 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note) Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register. This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].	12	
MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  10 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].		The second level of SMI status is reported at F3BAR10h/12h[0].
0 = No; 1 = Yes. (Note)  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  10 Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].		SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].
The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].  SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].  Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].	11	
Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].		The second level of SMI status is reported at F3BAR10h/12h[0].
FM I/O Trap? 0 = No; 1 = Yes. (Note)  Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Patis enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].		SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].
is enabled, the SMI is reported in bit 13 of this register.  This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].	10	Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM I/O Trap? 0 = No; 1 = Yes. (Note)
The second level of SMI status is reported at F3BAR10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].		Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Path Write senabled, the SMI is reported in bit 13 of this register.
SMI generation enabling is at F3BAR+Memory Offset 18h[2].		The second level of SMI status is reported at F3BAR10h/12h[0].
,		SMI generation enabling is at F3BAR+Memory Offset 18h[2].
9:0 X-Bus Address (Read Only): Bits [9:0] contain the captured ten bits of X-Bus address.	9:0	X-Bus Address (Read Only): Bits [9:0] contain the captured ten bits of X-Bus address.

Table 3-68. Sound Card I/O Trap and Fast Path Enable Registers

Bit	Description			
F3BAR+Memory Offset 18h-19h I/O Trap SMI Enable Register (R/W) Reset Value = 0000				
15:12	Reserved: Set to 0.			
11	Fast Path Write Enable: Fast Path Write (an SMI is not generated on certain writes to specified addresses): 0 = Disable; 1 = Enable.			
	In Fast Path Write, the CS5530 responds to writes to the following addresses: 388h, 38Ah and 38B; 2x0h, 2x2h, and 2x8h.			
10:9	Fast Read: These two bits hold part of the response that the CS5530 returns for reads to several I/O locations.			
8	<b>High DMA I/O Trap:</b> 0 = Disable; 1 = Enable.			
	If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. Third level SMI status is reported at F3BAR+Memory Offset 14h[12].			
7	Low DMA I/O Trap: 0 = Disable; 1 = Enable.			
•	If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].			
	Third level SMI status is reported at F3BAR+Memory Offset 14h[12].			
6	High MPU I/O Trap: 0 = Disable; 1 = Enable.			
	If this bit is enabled and an access occurs at I/O Port 330h and 331h, an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. Third level SMI status is reported at F3BAR+Memory Offset 14h[11].			
5	Low MPU I/O Trap: 0 = Disable; 1 = Enable.			
	If this bit is enabled and an access occurs at I/O Port 300h and 301h, an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].			
4	Third level SMI status is reported at F3BAR+Memory Offset 14h[11].			
4	Fast Path Read Enable/SMI Disable: Read Fast Path (an SMI is not generated on reads from specified addresses): 0 = Disable; 1 = Enable.			
	In Fast Path Read the CS5530 responds to reads of the following addresses: 388h-38Bh; 2x0h, 2x1, 2x2h, 2x3, 2x8 and			
	2x9h.			
	Note that if neither sound card nor FM I/O mapping is enabled, then status read trapping is not possible.			
3	FM I/O Trap: 0 = Disable; 1 = Enable.			
	If this bit is enabled and an access occurs at I/O Port 388h to 38Bh, an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].			
2	Sound Card I/O Trap: 0 = Disable; 1 = Enable			
	If this bit is enabled and an access occurs in the address ranges selected in by bits [1:0], an SMI is generated.			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].			
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].  Third level SMI status is reported at F3BAR+Memory Offset 14h[10].			
1:0	Sound Card Address Range Select: These bits select the address range for the sound card I/O trap.			
1.0	00 = I/O Port 220h-22Fh 10 = I/O Port 260h-26Fh			
	01 = I/O Port 240h-24Fh			

#### 3.7.2.3 IRQ Configuration Registers

The CS5530 provides the ability to set and clear IRQs internally through software control. If the IRQs are configured for software control, they will not respond to external hardware. There are three registers provided for this feature:

- · Internal IRQ Enable Register
- · Internal IRQ Mask Register
- · Internal IRQ Control Register

Internal IRQ Enable Register - This register configures the IRQs as internal (software) interrupts or external

(hardware) interrupts. Any IRQ used as an internal software driven source must be configured as internal.

**Internal IRQ Mask Register** - Each bit in the Mask register individually disables the corresponding bit in the Control Register.

**Internal IRQ Control Register** - This register allows individual software assertion/deassertion of the IRQs that are enabled as internal and unmasked.

The bit formats for these registers are given in Table 3-69.

Table 3-69. IRQ Configuration Registers

	Table 3-69. IRQ Configuration Registers	
Bit	Description	
F3BAR+N	emory Offset 1Ah-1Bh Internal IRQ Enable Register (R/W)	Reset Value = 0000h
Note: Mu	st be R/W as a WORD.	
15	IRQ15 Internal: Configure IRQ15 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
14	IRQ14 Internal: Configure IRQ14 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
13	Reserved: Set to 0.	
12	IRQ12 Internal: Configure IRQ12 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
11	IRQ11 Internal: Configure IRQ11 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
10	IRQ10 Internal: Configure IRQ10 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
9	IRQ9 Internal: Configure IRQ9 for internal (software) or external (hardware) use: 0 = External; 1	= Internal.
8	Reserved: Set to 0.	
7	IRQ7 Internal: Configure IRQ7 for internal (software) or external (hardware) use: 0 = External; 1	= Internal.
6	Reserved: Set to 0.	
5	IRQ5 Internal: Configure IRQ5 for internal (software) or external (hardware) use: 0 = External; 1	= Internal.
4	IRQ4 Internal: Configure IRQ4 for internal (software) or external (hardware) use: 0 = External; 1	= Internal.
3	IRQ3 Internal: Configure IRQ3 for internal (software) or external (hardware) use: 0 = External; 1 = Internal.	
2:0	Reserved: Set to 0.	
Note: Thi	s register must be read and written as a WORD.	
F3BAR+N	emory Offset 1Ch-1Dh Internal IRQ Control Register (R/W) Res	set Value = 00000000h
15	Assert Masked Internal IRQ15: 0 = Disable; 1 = Enable.	
14	Assert Masked Internal IRQ14: 0 = Disable; 1 = Enable.	
13	Reserved: Set to 0.	
12	Assert Masked Internal IRQ12: 0 = Disable; 1 = Enable.	
11	Assert masked internal IRQ11: 0 = Disable; 1 = Enable.	
10	Assert Masked Internal IRQ10: 0 = Disable; 1 = Enable.	
9	Assert Masked Internal IRQ9: 0 = Disable; 1 = Enable.	
8	Reserved: Set to 0.	
7	Assert Masked Internal IRQ7: 0 = Disable; 1 = Enable.	
6	Reserved: Set to 0.	
5	Assert Masked Internal IRQ5: 0 = Disable; 1 = Enable.	
	Assert Masked Internal IRQ4: 0 = Disable; 1 = Enable.	
4	Assert Masked Internal Ind4. 0 = Disable, 1 = Litable.	
3	Assert Masked Internal IRQ3: 0 = Disable; 1 = Enable.  Assert Masked Internal IRQ3: 0 = Disable; 1 = Enable.	

Table 3-69. IRQ Configuration Registers (Continued)

Bit	Description		
F3BAR+	Memory Offset 1Eh-1Fh	Internal IRQ Mask Register (Write Only)	Reset Value = 00000000h
15	Mask Internal IRQ15: 0 = Dis	able; 1 = Enable.	
14	Mask Internal IRQ14: 0 = Dis	able; 1 = Enable.	
13	Reserved: Set to 0.		
12	Mask Internal IRQ12: 0 = Dis	able; 1 = Enable.	
11	Mask Internal IRQ11: 0 = Disable; 1 = Enable.		
10	Mask Internal IRQ10: 0 = Disable; 1 = Enable.		
9	Mask Internal IRQ9: 0 = Disable; 1 = Enable.		
8	Reserved: Set to 0.		
7	Mask Internal IRQ7: 0 = Disable; 1 = Enable.		
6	Reserved: Set to 0.		
5	Mask Internal IRQ5: 0 = Disable; 1 = Enable.		
4	Mask Internal IRQ4: 0 = Disable; 1 = Enable.		
3	Mask Internal IRQ3: 0 = Disable; 1 = Enable.		
2:0	Reserved: Set to 0.		

#### 3.8 DISPLAY SUBSYSTEM EXTENSIONS

The CS5530 incorporates extensions to the GXLV processor's display subsystem. These include:

- Video Accelerator
  - Buffers and formats input YUV video data from GXLV processor
  - Supports 8-bit interface to GXLV processor
  - X & Y scaler with bilinear filter
  - Color space converter (YUV to RGB)
- · Video Overlay Logic
  - Color key
  - Data switch for graphics and video data
- Gamma RAM
  - Brightness and contrast control
- Display Interface
  - Integrated RGB video DACs
  - VESA DDC2B/DPMS support
  - Flat Panel interface

Figure 3-23 shows the data path of the display subsystem extensions.

#### 3.8.1 Video Interface Configuration Registers

Registers for configuring the video interface are accessed through F4 Index 10h, the Base Address Register (F4BAR) in Function 4. F4BAR sets the base address for the Video Interface Configuration Registers as shown in Table 3-70.

**Note:** All Video Interface Configuration Registers have a 32-bit access granularity (only).

The following subsections describe the video interface and the registers used for programming purposes. However, for complete bit information refer to Section 4.3.5 "Video Controller Registers - Function 4" on page 199.

Table 3-70. Base Address Register (F4BAR) for Video Controller Support Registers

Bit	Description		
F4 Index 10h-13h Base Address Register — F4BAR (R/W) Reset Value = 00000000h			
This register sets the base address of the memory mapped video controller registers. Bits [11:0] are read only (0000 0000 0000), indicating a 4 KB memory address range. Refer to Table 4-22 for the video controller register bit formats and reset values.			
31:12	Video Controller and Clock Control Base I/O Address		
11:0	Address Range (Read Only)		




Figure 3-23. 8-Bit Display Subsystem Extensions

#### 3.8.2 Video Accelerator

The CS5530 off-loads the processor from several computing-intensive tasks related to the playback of full motion video. By incorporating this level of hardware-assist, a CS5530/GXLV processor based system can sustain 30 frames-per-second of MPEG quality video.

#### 3.8.2.1 Line Buffers


The CS5530 accepts an 8-bit video stream from the processor and provides three full MPEG resolution line buffers (3x360x32-bit). MPEG source horizontal resolutions up to 720 pixels are supported. By having three line buffers, the display pipeline can read from two lines while the next line of data is being loaded from the processor. This minimizes memory bandwidth utilization by requiring that a source line be transferred only once per frame. Peak bandwidth is also reduced by requiring that the video source line be transferred within the horizontal line time rather than forcing the transfer to occur during the active video window. This efficient utilization of memory band-

width allows the processor and graphics accelerator an increased opportunity to access the memory subsystem and improves overall system performance during video playback.

#### 3.8.2.2 Video Port Protocol

The video port operates at one-half the processor's core clock rate and utilizes a two-wire handshake protocol. The VID\_VAL input signal indicates that valid data has been placed on the VID\_DATA[7:0] bus. When the CS5530 is ready to accept data, it asserts VID\_RDY to indicate that a line buffer is free to accept the next line. When both VID\_VAL and VID\_RDY are asserted, VID\_DATA advances.

The VID\_RDY signal is driven by the CS5530 one clock early to the processor while the VID\_VAL signal is driven by the processor coincident with valid data on VID\_DATA. A sample timing diagram is shown in Figure 3-24.



Note: VID\_CLK = CORE\_CLK/2

Figure 3-24. Video Port Protocol

#### 3.8.2.3 Video Format

The video input data can be in interleaved YUV 4:2:2 or RGB 5:6:5 format. The sequence of the individual YUV components is selectable to one of four formats via bits

[3:2] in the Video Configuration Register (F4BAR+Memory Offset 00h[3:2]). The decode for these bits is shown in Table 3-71.

## Table 3-71. Video Input Format Bits

Bit	Description			
F4BAR+N	lemory Offset 00h-03h	Video Configurat	ion Register (R/W)	Reset Value = 00000000h
31	Reserved: Set to 0			
30	High Speed Timing for Video Interface: High speed timings for the video interface: 0 = Disable; 1= Enable.  If bit 30 is enabled, bit 25 should be set to 0.			e: 0 = Disable; 1= Enable.
29	<b>16-bit Video Interface:</b> Allow video interface to be 16 bits: 0 = Disable; 1= Enable.			
	If bit 29 is enabled, 8 bits of pixel data is used for video. The 24-bit pixel data is then dithered to 16 bits.			
	Note: F4BAR+Memory Offset 04h[25] should be set to the same value as this bit (bit 29).			
28	YUV 4:2:2 or 4:2:0 Mode:	0 = 4:2:2 Mode; 1= 4:2:0 N	Node.	
	•		if in 8-bit video mode and 10	if in 16-bit video mode.
	Note: The GXLV processor			
27	Video Line Size (DWORD	s): This is the MSB of the	/ideo Line Size (DWORDs). S	ee bits [15:8] for description.
26	Reserved: Set to 0			
25	<b>Early Video Ready:</b> Generate VID_RDY output signal one-half VID_CLK period early to improve the speed of the video port operation: 0 = Disable; 1 = Enable.			
	Bit 25 should be set to 0 if	bit 30 is enabled.		
24	Initial Buffer Read Addres	ss: This is the MSB of the	nitial Buffer Read Address. Se	ee bits [23:16] for description.
23:16	Initial Buffer Read Address: This field is used to preload the starting read address for the line buffers at the beginning of each display line. It is used for hardware clipping of the video window at the left edge of the active display. It represents the DWORD address of the source pixel which is to be displayed first. For an unclipped window, this value should be 0.			
15:8	Video Line Size (DWORDs): This field represents the horizontal size of the source video data in DWORDs.			
7	Y Filter Enable: Vertical filter: 0 = Disable; 1= Enable.			
6	X Filter Enable: Horizontal filter: 0 = Disable; 1 = Enable.			
5	CSC Bypass: Allow color-space-converter to be bypassed. Primarily used for displaying an RGB graphics overlay rather than a YUV video overlay. 0 = Overlay data passes through CSC; 1 = Overlay data bypasses CSC.			
4	<b>GV Select:</b> Selects whether graphics or video data will be passed through the scaler hardware: 0 = Video data; 1 = Graphics data.			
3:2	Video Input Format: This	field defines the byte order	ing of the video data on the V	ID_DATA bus.
	8-Bit Mode (Value Byte Ord	<b>.</b> ,	16-Bit Mode (Value By	· •
	00 = U Y0 V Y1 (also used	for RGB 5:6:5 input)	•	used for RGB 5:6:5 input)
	01 = Y1 V Y0 U or 4:2:0 10 = Y0 U Y1 V		01 = Y0 U Y1 V 10 = Y1 V Y0 U or 4:2	··n
	11 = Y0 V Y1 U		11 = Reserved	0
	If bit 28 is enabled, bits [3:2] should be set to 01 if in 8-bit video mode and 10 if in 16-bit video mode.			
	Note: U = Cb, V = Cr			
1	Video Register Update: A vertical sync: 0 = Disable;	•	lle registers to be updated sim	nultaneously on next occurrence of
0	Video Enable: Video acce	leration hardware: 0 = Disa	ble: 1 = Enable	

#### 3.8.2.4 X and Y Scaler / Filter

The CS5530 supports horizontal and vertical scaling of the video stream up to eight times the source resolution. The scaler uses a Digital-Differential-Analyzer (DDA) based upon the values programmed in the Video Scale Register (F4BAR+Memory Offset 10h, see Table 3-72)

The scaled video stream is then passed through horizontal and vertical filters which perform a 2-tap, 8-phase bilinear filter on the resulting stream. The filtering function removes the "blockiness" of the scaled video thereby significantly improving the quality of the displayed image.

By performing the scaling and filtering function in hardware, video performance is substantially improved over pure software implementations by requiring that the decompression software only output the video stream at the native source resolution. This saves both processor overhead and memory bandwidth.

#### 3.8.2.5 Color-Space-Converter

After scaling and filtering have been applied, the YUV video data is passed through the color-space converter to obtain 24-bit RGB video data. The color-space conversion equations are based on the CCIR Recommendation 601-1 as follows:

$$\begin{split} R &= 1.164(Y-16) + 1.596(V-128) \\ G &= 1.164(Y-16) - 0.813(V-128) - 0.391(U-128) \\ B &= 1.164(Y-16) + 2.018(U-128) \end{split}$$

The color-space converter clamps inputs to acceptable limits if the data is not well behaved. The color-space converter is bypassed for overlaying 16 bpp RGB graphics data.

Table 3-72. Video Scale Register

Bit	Description		
F4BAR+N	Memory Offset 10h-13h	Video Scale Register (R/W)	Reset Value = xxxxxxxxh
31:30	Reserved: Set to 0.		
29:16	Video Y Scale Factor: This field represents the video window vertical scale factor according to the following formula:  VID_Y_SCL = 8192 * (Ys - 1) / (Yd - 1)  Where:  Ys = Video Source vertical size in lines  Yd = Video Destination vertical size in lines		or according to the following
15:14	Reserved: Set to 0.		
13:0	Video X Scale Factor: This field re formula:	presents the video window horizontal scale fa	actor according to the following
	VID_X_SCL = 8192 * (Xs - 1) / (Xd - 1)		
	Where:		
	Xs = Video Source horizo	ntal size in pixels	
	Xd = Video Destination h	orizontal size in pixels	

#### 3.8.3 Video Overlay

The video data from the color-space converter is then mixed with the graphics data based upon the video window position. The video window position is programmable via the Video X and Y Position Registers (F4BAR+Memory Offset 08h and 0Ch). A color-keying mechanism is employed to compare either the source (video) or destination (graphics) color to the color key programmed via the Video Color Key Register (FBAR+Offset 14h) and to select the appropriate pixel for display within the video window. The range of the color key is programmable by setting the appropriate bits in the Video Color Mask Register (F4BAR+Memory Offset 18h). This mechanism

greatly reduces the software overhead for computing visible pixels, and ensures that the video display window may be partially occluded by overlapping graphics data. Tables 3-73 and 3-74 show the bit formats for these registers

The CS5530 accepts graphics data over the PIXEL[23:0] interface from the GXLV processor at the screen DOT clock rate. The CS5530 is capable of displaying graphics resolutions up to 1600x1200 at color depths up to 24 bits per pixel (bpp) while simultaneously overlaying a video window.

Table 3-73. Video X and Y Position Registers

Bit	Description		
F4BAR+N	Memory Offset 08h-0Bh	Video X Register (R/W)	Reset Value = xxxxxxxxxh
31:27	Reserved: Set to 0.		
26:16	Video X End Position: This field represents the horizontal end position of the video window according to the following formula: Position programmed = screen position + (H_TOTAL - H_SYNC_END) - 13.		
15:11	Reserved: Set to 0.		
10:0	Video X Start Position: This field represents the horizontal start position of the video window according to the following formula: Position programmed = screen position + (H_TOTAL - H_SYNC_END) - 13.		
F4BAR+N	Memory Offset 0Ch-0Fh	Video Y Register (R/W)	Reset Value = xxxxxxxxxh
31:27	Reserved: Set to 0.		
26:16	Video Y End Position: This field represents the vertical end position of the video window according to the following formula: Position programmed = screen position + (V_TOTAL - V_SYNC_END) + 1.		
15:11	Reserved: Set to 0.		
10:0		eld represents the vertical start position of the vic creen position + (V_TOTAL - V_SYNC_END) +	

### Table 3-74. Video Color Registers

Bit	Description		
F4BAR+M	lemory Offset 14h-17h	Video Color Key Register (R/W)	Reset Value = xxxxxxxxxh
31:24	Reserved: Set to 0.		
23:0	Video Color Key: This field represents the video color key. It is a 24-bit RGB value. The graphics or video data being compared may be masked prior to the compare by programming the Video Color Mask register appropriately.		
F4BAR+Memory Offset 18h-1Bh Video Color Mask Register (R/W) Reset Value = xx		Reset Value = xxxxxxxxxh	
31:24	Reserved: Set to 0.		
23:0		eld represents the video color mask. It is a 24-bit RGB vaphics or video stream being compared to be ignored.	

#### 3.8.4 Gamma RAM

Either the graphics or video stream may be routed through an on-chip gamma RAM (3x256x8-bit) which can be used for gamma-correction of either data stream, or contrast/brightness adjustments in the case of video data.

A bypass path is provided for either the graphics or video stream (depending on which is sent through the gamma RAM). The two streams are merged based on the results of the color key compare.

Configuration for this feature and the display interface are through the Video Configuration Register (F4BAR+Memory Offset 04h). Table 3-75 shows the bit formats for this register.

Table 3-75. Display Configuration Register

Bit	Description			
F4BAR+N	lemory Offset 04h-07h Display Configuration Register (R/W) Reset Value = 00h			
31	DDC Input Data (Read Only): This is the DDC input data bit for reads.			
30	Red Comparator (Read Only): This is the value of the red video DAC comparator.			
29	Green Comparator (Read Only): This is the value of the green video DAC comparator.			
28	Blue Comparator (Read Only): This is the value of the blue video DAC comparator.			
27	Flat Panel On (Read Only): This bit indicates whether the attached flat panel display is powered on or off. The bit transitions at the end of the power-up or power-down sequence. 0 = Off; 1 = On.			
26	<b>DAC External Voltage Reference Enable:</b> This bit enables the use of an external voltage reference for the video DAC. When enabled, an external voltage reference should be connected to the EXTVREFIN pin. When disabled, the DAC internal voltage reference will be used. 0 = Disable; 1 = Enable.			
25	<b>16-Bit Graphics Enable:</b> This bit works in conjunction with the 16-bit Video Interface bit at F4BAR+Memory Offset 00h[29]. This bit should be set to the same value as the 16-bit Video Interface bit.			
24	DDC Output Enable: This bit enables the DDC_SDA line to be driven for write data.  0 = DDC_SDA pin is input; 1 = DDC_SDA pin is output.			
23	DDC Output Data: This is the DDC data bit.			
22	DDC Clock: This is the DDC clock bit. It is used to clock the DDC_SDA bit.			
21	Palette Bypass: Selects whether graphics or video data should bypass the Gamma RAM: 0 = Video data; 1 = Graphics data.			
20	Video/Graphics Color Key Select: Selects whether the video or graphics data stream will be used for color/chroma key ing. 0 = Graphics data is compared to color key; 1 = Video data is compared to color key.			
19:17	<b>Power Sequence Delay:</b> This field selects the number of frame periods that will transpire between successive transitions of the power sequence control lines. Valid values are 001h to 111h.			
16:14	<b>CRT Sync Skew:</b> This 3-bit field represents the number of pixel clocks to skew the horizontal and vertical syncs that are sent to the CRT. This field should be programmed to 100 as the baseline. The syncs may be moved forward or backward relative to the pixel data via this register. It is used to compensate for the pipeline delay through the graphics pipeline.			
13	Flat Panel Dither Enable: This bit will enable the flat panel dithering. It enables 24 bpp display data to be approximated with an 18-bit flat panel display. 0 = Disable; 1 = Enable.			
12	<b>XGA Flat Panel:</b> This bit enables the FP_CLK_ EVEN output signal which can be used to demultiplex the FP_DATA bus into even and odd pixels. 0 = Standard flat panel; 1 = XGA flat panel.			
11	Flat Panel Vertical Synchronization Polarity: Selects the flat panel vertical sync polarity:  0 = FP vertical sync is normally low, transitioning high during sync interval.  1 = FP vertical sync is normally high, transitioning low during sync interval.			
10	Flat Panel Horizontal Synchronization Polarity: Selects the flat panel horizontal sync polarity:  0 = FP horizontal sync is normally low, transitioning high during sync interval.  1 = FP horizontal sync is normally high, transitioning low during sync interval.			
9	CRT Vertical Synchronization Polarity: Selects the CRT vertical sync polarity:  0 = CRT vertical sync is normally low, transitioning high during sync interval.  1 = CRT vertical sync is normally high, transitioning low during sync interval.			
8	CRT Horizontal Synchronization Polarity: Selects the CRT horizontal sync polarity:  0 = CRT horizontal sync is normally low, transitioning high during sync interval.  1 = CRT horizontal sync is normally high, transitioning low during sync interval.			
7	Flat Panel Data Enable: Enables the flat panel data bus:  0 = FP_DATA [17:0] is forced low;  1 = FP_DATA [17:0] is driven based upon power sequence control.			

Table 3-75. Display Configuration Register (Continued)

Bit	Description
6	Flat Panel Power Enable: The transition of this bit initiates a flat panel power-up or power-down sequence:  0 -> 1 = Power-up flat panel;  1 -> 0 = Power-down flat panel.
5	<b>DAC Power-down (active low):</b> This bit must be set to power-up the video DACs. It can be cleared to power-down the video DACs when not in use. 0 = DACs are powered down; 1 = DACs are powered up.
4	Reserved: Set to 0.
3	DAC Blank Enable: This bit enables the blank to the video DACs.  0 = DACs are constantly blanked; 1 = DACs are blanked normally.
2	CRT Vertical Sync Enable: Enables the CRT vertical sync. Used for VESA DPMS support. 0 = Disable; 1 = Enable.
1	CRT Horizontal Sync Enable: Enables the CRT horizontal sync. Used for VESA DPMS support.  0 = Disable; 1 = Enable.
0	Display Enable: Enables the graphics display pipeline. It is used as a reset for the display control logic.  0 = Reset display control logic; 1 = Enable display control logic

#### 3.8.5 Display Interface

The CS5530 interfaces directly to a variety of display devices including conventional analog CRT displays, TFT flat panels, the National Semiconductor CS9210 DSTN Controller, or optionally to digital NTSC/PAL encoder devices.

#### 3.8.5.1 Video DACs

The CS5530 incorporates triple 8-bit video Digital-to-Analog Converters (DACs) for interfacing directly to CRT displays. The video DACs are capable of operation up to 170 MHz for supporting up to 1600x1200 display at a 75 Hz refresh rate.

#### 3.8.5.2 VESA DDC2B / DPMS

The CS5530 supports the VESA DDC2B and DPMS standards for enhanced monitor communications and power management support.

#### 3.8.5.3 Flat Panel Support

The CS5530 also interfaces directly to industry standard 18-bit Active Matrix Thin-Film-Transistor (TFT) flat panels. The CS5530 includes 24-bit to 18-bit dithering logic to increase the apparent number of colors displayed on 18-bit flat panels.

In addition, the CS5530 incorporates power sequencing logic to simplify the design of a portable system.

The flat panel port of the CS5530 may optionally drive the CS9210 DSTN Controller device for color dual-scan display (DSTN) support. If flat panel support is not required, the flat panel output port may be used to supply digital video data to one of several types of NTSC/PAL encoder devices on the market.

#### 3.9 UNIVERSAL SERIAL BUS SUPPORT

The CS5530 integrates a Universal Serial Bus (USB) controller which supports two ports. The USB controller is OpenHCI compliant, a standard developed by Compaq, Microsoft, and National Semiconductor.

The USB core consists of three main interface blocks: the USB PCI interface controller, the USB host controller, and the USB interface controller. Legacy keyboard and mouse controllers are also supported for DOS compatibility with those USB devices.

This document must be used along with the following public domain reference documents for a complete functional description of the USB controller:

- · USB Specification Revision 1.0
- · OpenHCI Specification, Revision 1.0
- · PCI Specification, Version 2.1

#### 3.9.1 USB PCI Controller

The PCI controller interfaces the host controller to the PCI bus. As a master, the PCI controller is responsible for running cycles on the PCI bus on behalf of the host controller. As a target, the PCI controller monitors the cycles on the PCI bus and determines when to respond to these cycles. The USB core is a PCI target when it decodes cycles to its internal PCI configuration registers or to its internal PCI memory mapped I/O registers.

The USB core is implemented as a unique PCI device in the CS5530. It has its own PCI Header and Configuration space and is mapped through PCI Configuration Mechanism #1 as: Bus #0, Device #0 (AD28 = 1 or AD26 = 1), Function #0 (referred to as PCIUSB). The USB core can be enabled/disabled through F0 Index 43h[0].

All registers can be accessed via 8-, 16-, or 32-bit cycles (i.e., each byte is individually selected by the byte enables.) Registers marked as reserved, and reserved bits within a register are not implemented and should return 0s when read. Writes have no effect for reserved registers. These registers are summarized in Table 3-76. For complete bit information, see Section 4.4 "USB Controller Registers - PCIUSB" on page 206.

Table 3-76. USB PCI Header Registers

PCIUSB	Name	Access
00h-01h	Vendor ID	RO
02h-03h	Device ID	RO
04h-05h	Command	R/W
06h-07h	Status	R/W
08h	Revision ID	RO
09h-0Bh	Class Code	RO
0Ch	Cache Line Size Register	R/W
0Dh	Latency Timer Register	R/W
0Eh	Header Type	RO
0Fh	BIST Register	RO
10h-13h	Base Address Register 0	R/W
14h-3Bh	Reserved	
3Ch	Interrupt Line	R/W
3Dh	Interrupt Pin	R/W
3Eh	Minimum Grant	R/W
3Fh	Maximum Latency	R/W
40h-43h	Test Mode Enable	R/W
44h	Operational Mode Enable	R/W
45h-FFh	Reserved	

#### 3.9.2 USB Host Controller

In the USB core is the operational control block. It is responsible for the host controllers operational states (Suspend, Disable, Enable), special USB signals (Reset, Resume), status, interrupt control, and host controller configuration.

The host controller interface registers are PCI memory mapped I/O. They are summarized in Table 3-77.

#### 3.9.3 USB Power Management

At this time, USB supports minimal system level power management features. The only power management feature implemented is the disabling of the USB clock generator in USB Suspend state. Additional power management features will require slight modifications.

The design supports PCICLK frequencies from 0 to 33 MHz. Synchronization between the PCI and USB clock domains is frequency independent.

Remote wakeup of USB is asynchronously implemented from the USB Ports to PCI INTA#.

The design needs USBCLK to be operational at all times. If it is necessary to stop the 48 MHz clock, the system design requires that the signal used to enable/disable the USB clock generators is also used to wake the 48 MHz clock source. Currently, the RemoteWakeupConnected and RemoteWakeupEnable bits in the HcControl register are not implemented.

Table 3-77. USB Host Controller Registers

	· ·
Offset	Name
00h-03h	HcRevision
04h-07h	HcControl
08h-0Bh	HcCommandStatus
0Ch-0Fh	HcInterruptStatus
10h-13h	HcInterruptEnable
14h-17h	HcInterruptDisable
18h-1Bh	HcHCCA
1Ch-1Fh	HcPeriodCurrentED
20h-23h	HcControlHeadED
24h-27h	HcControlCurrentED
28h-2Bh	HcBulkHeadED
2Ch-2Fh	HcBulkCurrentED
30h-33h	HcDoneHead
34h-37h	HcFmInterval
38h-3Bh	HcFrameRemaining
3Ch-3Fh	HcFmNumber
40h-43h	HcPeriodicStart
44h-47h	HcLSThreshold
48h-4Bh	HcRhDescriptorA
4Ch-4Fh	HcRhDescriptorB
50h-53h	HcRhStatus
54h-57h	HcRhPortStatus[1]
58h-5Ch	HcRhPortStatus[2]
100h-103h	HceControl
104h-107h	HceInput
108h-10Bh	HceOutput
10C-10Fh	HceStatus

### 4.0 Register Descriptions

The Geode CS5530 is a multi-function device. Its register space can be broadly divided into four categories in which specific types of registers are located:

- Chipset Register Space (F0-F4)
- 2) USB Controller Register Space (PCIUSB)
- 3) ISA Legacy I/O Register Space (I/O Port)
- 4) V-ACPI I/O Register Space (I/O Port)

The Chipset and the USB Controller Register Spaces are accessed through the PCI interface using the PCI Type One Configuration Mechanism.

The **Chipset Register Space** of the CS5530 is comprised of five separate functions (F0-F4). Each with its own register space consisting of PCI header registers and memory or I/O mapped registers.

F0: Bridge Configuration Registers

F1: SMI Status and ACPI Timer Registers

F2: IDE Controller Registers

F3: XpressAUDIO Subsystem Registers

F4: Video Controller Registers

The PCI header is a 256-byte region used for configuring a PCI device or function. The first 64 bytes are the same for all PCI devices and are predefined by the PCI specification. These registers are used to configure the PCI for the device. The rest of the 256-byte region is used to configure the device or function itself.

The **USB Controller Register Space** consists of the standard PCI header registers. The USB controller supports two ports and is OpenHCI- compliant.

The ISA Legacy I/O Register Space contains all the legacy compatibility I/O ports that are internal, trapped, shadowed, or snooped.

The V-ACPI I/O Register Space contains two types of registers: Fixed Feature and General Purpose. These registers are emulated by the SMI handling code rather than existing in physical hardware. To the ACPI-compliant operating system, the SMI-base virtualization is transparent. An ACPI compliant system is one whose underlying BIOS, device drivers, chipset and peripherals conform to revision 1.0 or newer of the Advanced Control and Power Interface specification.

The CS5530 V-ACPI (Virtual ACPI) solution provides the following support:

- CPU States C1, C2
- Sleep States S1, S2, S4, S4BIOS, S5
- Embedded Controller (Optional) SCI and SWI event inputs
- General Purpose Events Fully programmable GPE0 Event Block registers

The remaining subsections of this chapter is as follows:

- A brief discussion on how to access the registers located in the PCI Configuration Space
- Register summary
- · Detailed bit formats of all registers

#### 4.1 PCI CONFIGURATION SPACE AND ACCESS METHODS

Configuration cycles are generated in the processor. All configuration registers in the CS5530 are accessed through the PCI interface using the PCI Type One Configuration Mechanism. This mechanism uses two DWORD I/O locations at 0CF8h and 0CFCh. The first location (0CF8h) references the Configuration Address Register. The second location (0CFCh) references the Configuration Data Register.

To access PCI configuration space, write the Configuration Address (0CF8h) Register with data that specifies the CS5530 as the device on PCI being accessed, along with the configuration register offset. On the following cycle, a

read or write to the Configuration Data Register (CDR) causes a PCI configuration cycle to the CS5530. BYTE, WORD, or DWORD accesses are allowed to the CDR at 0CFCh, 0CFDh, 0CFEh, or 0CFFh.

The CS5530 has six configuration register sets, one for each function (F0-F4) and USB (PCIUSB). Base Address Registers (BARs) in the PCI header registers are pointers for additional I/O or memory mapped configuration registers.

Table 4-1 shows the PCI Configuration Address Register (0CF8h) and how to access the PCI header registers.

Table 4-1. PCI Configuration Address Register (0CF8h)

			9	3 (-	/	
31	30 24	23 16	15 11	10 8	7 2	1 0
Configuration Space Mapping	RSVD	Bus Number	Device Number	Function	Index	DWORD 00
1 (Enable)	000 0000	0000 0000	xxxx x (Note)	XXX	xxxx xx	00 (Always)
Function 0 (F0): I	Bridge Configurati	on Register Space	•			
80	)h	0000 0000	1001 0 or 1000 0	000	Inc	dex
Function 1 (F1): \$	SMI Status and AC	PI Timer Register	Space			
80	)h	0000 0000	1001 0 or 1000 0	001	Inc	dex
Function 2 (F2): I	DE Controller Reg	ister Space				
80	)h	0000 0000	1001 0 or 1000 0	010	Inc	dex
Function 3 (F3):	XpressAUDIO Sub	system Register S	pace			
80	)h	0000 0000	1001 0 or 1000 0	011	Inc	dex
Function 4 (F4): \	Video Controller R	egister Space				
80	)h	0000 0000	1001 0 or 1000 0	100	Inc	dex
PCIUSB: USB Co	ntroller Register S	Space				
80	)h	0000 0000	1001 1 or 1000 1	000	Inc	dex
Strap pin H	126 low: IDSEL = Al	028 (Chipset Regis	of pin H26 (HOLD_R ter Space) and AD2 ster Space) and AD2	9 (USB Register Sp	oace)	
The strappi	ing of pin H26 can b	e read back in F0 I	ndex 44h[6].			

### 4.2 REGISTER SUMMARY

The tables in this subsection summarize all the registers of the CS5530. Included in the tables are the register's

reset values and page references where the bit formats are found.

Table 4-2. Function 0: PCI Header and Bridge Configuration Registers Summary

F0 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-14)
00h-01h	16	RO	Vendor Identification Register	1078h	Page 149
02h-03h	16	RO	Device Identification Register	0100h	Page 149
04h-05h	16	R/W	PCI Command Register	0000h	Page 149
06h-07h	16	R/W	PCI Status Register	0280h	Page 149
08h	8	RO	Device Revision ID Register	xxh	Page 150
09h-0Bh	24	RO	PCI Class Code Register	060100h	Page 150
0Ch	8	R/W	PCI Cache Line Size Register	00h	Page 150
0Dh	8	R/W	PCI Latency Timer Register	00h	Page 150
0Eh	8	RO	PCI Header Type Register	00h	Page 150
0Fh	8	RO	PCI BIST Register	00h	Page 150
10h-3Fh			Reserved		Page 150
40h	8	R/W	PCI Function Control Register 1	89h	Page 150
41h	8	R/W	PCI Function Control Register 2	10h	Page 151
42h	8	R/W	PCI Function Control Register 3	0Fh	Page 151
43h	8	R/W	USB Shadow Register	03h	Page 152
44h	8	R/W	Reset Control Register	xx000000b	Page 152
45h-4Fh			Reserved		Page 153
50h	8	R/W	PIT Control/ISA CLK Divider	7Bh	Page 153
51h	8	R/W	ISA I/O Recovery Control Register	40h	Page 153
52h	8	R/W	ROM/AT Logic Control Register	F8h	Page 153
53h	8	R/W	Alternate CPU Support Register	00h	Page 154
54h-59h			Reserved		Page 154
5Ah	8	R/W	Decode Control Register 1	03h	Page 154
5Bh	8	R/W	Decode Control Register 2	20h	Page 155
5Ch	8	R/W	PCI Interrupt Steering Register 1	00h	Page 155
5Dh	8	R/W	PCI Interrupt Steering Register 2	00h	Page 155
5Eh-6Fh			Reserved		Page 156
70h-71h	16	R/W	General Purpose Chip Select Base Address Register	0000h	Page 156
72h	8	R/W	General Purpose Chip Select Control Register	00h	Page 156
73h-7Fh			Reserved		Page 156
80h	8	R/W	Power Management Enable Register 1	00h	Page 156
81h	8	R/W	Power Management Enable Register 2	00h	Page 157
82h	8	R/W	Power Management Enable Register 3	00h	Page 158
83h	8	R/W	Power Management Enable Register 4	00h	Page 159
84h	8	RO	Second Level Power Management Status Mirror Register 1	40h	Page 160
85h	8	RO	Second Level Power Management Status Mirror Register 2	00h	Page 161
86h	8	RO	Second Level Power Management Status Mirror Register 3	00h	Page 162
87h	8	RO	Second Level Power Management Status Mirror Register 4	00h	Page 163
88h	8	R/W	General Purpose Timer 1 Count Register	00h	Page 164
89h	8	R/W	General Purpose Timer 1 Control Register	00h	Page 164
8Ah	8	R/W	General Purpose Timer 2 Count Register	00h	Page 165
8Bh	8	R/W	General Purpose Timer 2 Control Register	00h	Page 165
8Ch	8	R/W	IRQ Speedup Timer Count Register	00h	Page 165
8Dh	8	R/W	Video Speedup Timer Count Register	00h	Page 165

Table 4-2. Function 0: PCI Header and Bridge Configuration Registers Summary (Continued)

F0 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-14)
8Eh	8	R/W	VGA Timer Count Register	00h	Page 165
8Fh			Reserved		Page 166
90h	8	R/W	GPIO Pin Direction Register 1	00h	Page 166
91h	8	R/W	GPIO Pin Data Register 1	00h	Page 166
92h	8	R/W	GPIO Control Register 1	00h	Page 167
93h	8	R/W	Miscellaneous Device Control Register	00h	Page 167
94h	8	R/W	Suspend Modulation OFF Count Register	00h	Page 168
95h	8	R/W	Suspend Modulation ON Count Register	00h	Page 168
96h	8	R/W	Suspend Configuration Register	00h	Page 168
97h	8	R/W	GPIO Control Register 2	00h	Page 169
98h-99h	16	R/W	Primary Hard Disk Idle Timer Count Register	0000h	Page 169
9Ah-9Bh	16	R/W	Floppy Disk Idle Timer Count Register	0000h	Page 169
9Ch-9Dh	16	R/W	Parallel / Serial Idle Timer Count Register	0000h	Page 170
9Eh-9Fh	16	R/W	Keyboard / Mouse Idle Timer Count Register	0000h	Page 170
A0h-A1h	16	R/W	User Defined Device 1 Idle Timer Count Register	0000h	Page 170
A2h-A3h	16	R/W	User Defined Device 2 Idle Timer Count Register	0000h	Page 170
A4h-A5h	16	R/W	User Defined Device 3 Idle Timer Count Register	0000h	Page 170
A6h-A7h	16	R/W	Video Idle Timer Count Register	0000h	Page 171
A8h-A9h	16	R/W	Video Overflow Count Register	0000h	Page 171
AAh-ABh			Reserved		Page 171
ACh-ADh	16	R/W	Secondary Hard Disk Idle Timer Count Register	0000h	Page 171
AEh	8	WO	CPU Suspend Command Register	00h	Page 171
AFh	8	WO	Suspend Notebook Command Register	00h	Page 171
B0h-B3h			Reserved		Page 171
B4h	8	RO	Floppy Port 3F2h Shadow Register	xxh	Page 172
B5h	8	RO	Floppy Port 3F7h Shadow Register	xxh	Page 172
B6h	8	RO	Floppy Port 1F2h Shadow Register	xxh	Page 172
B7h	8	RO	Floppy Port 1F7h Shadow Register	xxh	Page 172
B8h	8	RO	DMA Shadow Register	xxh	Page 172
B9h	8	RO	PIC Shadow Register	xxh	Page 172
BAh	8	RO	PIT Shadow Register	xxh	Page 173
BBh	8	RO	RTC Index Shadow Register	xxh	Page 173
BCh	8	R/W	Clock Stop Control Register	00h	Page 173
BDh-BFh			Reserved		Page 173
C0h-C3h	32	R/W	User Defined Device 1 Base Address Register	00000000h	Page 173
C4h-C7h	32	R/W	User Defined Device 2 Base Address Register	00000000h	Page 173
C8h-CBh	32	R/W	User Defined Device 3 Base Address Register	00000000h	Page 173
CCh	8	R/W	User Defined Device 1 Control Register	00h	Page 174
CDh	8	R/W	User Defined Device 2 Control Register	00h	Page 174
CEh	8	R/W	User Defined Device 3 Control Register	00h	Page 174
CFh			Reserved		Page 174
D0h	8	WO	Software SMI Register	00h	Page 174
D1h-EBh			Reserved		Page 174
ECh	8	R/W	Timer Test Register	00h	Page 174
EDh-F3h			Reserved		Page 174
F4h	8	RC	Second Level Power Management Status Register 1	84h	Page 175
F5h	8	RC	Second Level Power Management Status Register 2	00h	Page 176
F6h	8	RC	Second Level Power Management Status Register 3	00h	Page 177

Table 4-2. Function 0: PCI Header and Bridge Configuration Registers Summary (Continued)

F0 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-14)
F7h	8	RO/RC	Second Level Power Management Status Register 4	00h	Page 178
F8h-FFh			Reserved		Page 178

Table 4-3. Function 1: PCI Header Registers for SMI Status and ACPI Timer Summary

F1 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-15)
00h-01h	16	RO	Vendor Identification Register	1078h	Page 179
02h-03h	16	RO	Device Identification Register	0101h	Page 179
04h-05h	16	R/W	PCI Command Register	0000h	Page 179
06h-07h	16	RO	PCI Status Register	0280h	Page 179
08h	8	RO	Device Revision ID Register	00h	Page 179
09h-0Bh	24	RO	PCI Class Code Register	068000h	Page 179
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 179
0Dh	8	RO	PCI Latency Timer Register	00h	Page 179
0Eh	8	RO	PCI Header Type Register	00h	Page 179
0Fh	8	RO	PCI BIST Register	00h	Page 179
10h-13h	32	R/W	Base Address Register (F1BAR): Sets base address for memory mapped SMI status and ACPI timer support registers (summarized in Table 4-4).	00000000h	Page 179
14h-FFh			Reserved		Page 179

Table 4-4. F1BAR: SMI Status and ACPI Timer Registers Summary

			•	-	
F1BAR+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-16)
00h-01h	16	RO	Top SMI Status Mirror Register	0000h	Page 180
02h-03h	16	RC	Top SMI Status Register	0000h	Page 181
04h-05h	16	RO	Second Level General Traps & Timers Status Mirror	0000h	Page 182
06h-07h	16	RC	Second Level General Traps & Timers Status Register	0000h	Page 183
08h-09h	16	Read to Enable	SMI Speedup Disable Register	0000h	Page 183
0Ah-1Bh			Reserved		Page 183
1Ch-1Fh	32	RO	ACPI Timer Count  Note: The ACPI Timer Count Register is accessible through I/O Port 121Ch in Silicon Revision 1.3 and above.	00FFFFFCh	Page 183
20h-4Fh			Not Used		Page 183
50h-FFh	Note: The registers located at F1BAR+Memory Offset 50h-FFh can also be accessed at F0 Index 50h-FFh. The preferred method is to program these registers through the F0 Register Space. Refer to Table 4-2 "Function 0: PCI Header and Bridge Configuration Registers Summary" on page 139 for summary information.				

Table 4-5. Function 2: PCI Header Registers for IDE Controller Summary

F2 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-17)
00h-01h	16	RO	Vendor Identification Register	1078h	Page 184
02h-03h	16	RO	Device Identification Register	0102h	Page 184
04h-05h	16	R/W	PCI Command Register	0000h	Page 184
06h-07h	16	RO	PCI Status Register	0280h	Page 184
08h	8	RO	Device Revision ID Register	00h	Page 184
09h-0Bh	24	RO	PCI Class Code Register	010180h	Page 184
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 184
0Dh	8	RO	PCI Latency Timer Register	00h	Page 184
0Eh	8	RO	PCI Header Type Register	00h	Page 184
0Fh	8	RO	PCI BIST Register	00h	Page 184
10h-1Fh			Reserved		Page 184
20h-23h	32	R/W	Base Address Register (F2BAR): Sets base address for I/O mapped IDE controller configuration registers (summarized in Table 4-6).	0000001h	Page 184
24h-FFh			Reserved		Page 184

Table 4-6. F2BAR: IDE Controller Configuration Registers Summary

F2BAR+ I/O Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-18)
00h	8	R/W	IDE Bus Master 0 Command Register: Primary	00h	Page 185
01h			Not Used		Page 185
02h	8	R/W	IDE Bus Master 0 Status Register: Primary	00h	Page 185
03h			Not Used		Page 185
04h-07h	32	R/W	IDE Bus Master 0 PRD Table Address: Primary	00000000h	Page 185
08h	8	R/W	IDE Bus Master 1 Command Register: Secondary	00h	Page 185
09h			Not Used		Page 185
0Ah	8	R/W	IDE Bus Master 1 Status Register: Secondary	00h	Page 186
0Bh			Not Used		Page 186
0Ch-0Fh	32	R/W	IDE Bus Master 1 PRD Table Address: Secondary	00000000h	Page 186
10h-1Fh			Not Used		Page 186
20h-23h	32	R/W	Channel 0 Drive 0: PIO Register	0000E132h	Page 186
24h-27h	32	R/W	Channel 0 Drive 0: DMA Control Register	00017771h	Page 187
28h-2Bh	32	R/W	Channel 0 Drive 1: PIO Register	0000E132h	Page 187
2Ch-2Fh	32	R/W	Channel 0 Drive 1: DMA Control Register	00017771h	Page 187
30h-33h	32	R/W	Channel 1 Drive 0: PIO Register	0000E132h	Page 187
34h-37h	32	R/W	Channel 1 Drive 0: DMA Control Register	00017771h	Page 187
38h-3Bh	32	R/W	Channel 1 Drive 1: PIO Register	0000E132h	Page 187
3Ch-3Fh	32	R/W	Channel 1 Drive 1: DMA Control Register	00017771h	Page 187

Table 4-7. Function 3: PCI Header Registers for XpressAUDIO Subsystem Summary

F3 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-19)
00h-01h	16	RO	Vendor Identification Register	1078h	Page 188
02h-03h	16	RO	Device Identification Register	0103h	Page 188
04h-05h	16	R/W	PCI Command Register	0000h	Page 188
06h-07h	16	RO	PCI Status Register	0280h	Page 188
08h	8	RO	Device Revision ID Register	00h	Page 188
09h-0Bh	24	RO	PCI Class Code Register	040100h	Page 188
0Ch	8	RO	PCI Cache Line Size Register	00h	Page 188
0Dh	8	RO	PCI Latency Timer Register	00h	Page 188
0Eh	8	RO	PCI Header Type Register	00h	Page 188
0Fh	8	RO	PCI BIST Register	00h	Page 188
10h-13h	32	R/W	Base Address Register (F3BAR): Sets base address for memory mapped XpressAUDIO subsystem configuration registers (summarized in Table 4-8).	00000000h	Page 188
14h-FFh			Reserved		Page 188

Table 4-8. F3BAR: XpressAUDIO Subsystem Configuration Registers Summary

F3BAR+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-20)
00h-03h	32	R/W	Codec GPIO Status Register	0000000h	Page 189
04h-07h	32	R/W	Codec GPIO Control Register	00000000h	Page 189
08h-0Bh	32	R/W	Codec Status Register	00000000h	Page 189
0Ch-0Fh	32	R/W	Codec Command Register	00000000h	Page 189
10h-11h	16	RO	Second Level Audio SMI Source Mirror Register	0000h	Page 190
12h-13h	16	RC	Second Level Audio SMI Source Register	0000h	Page 191
14h-17h	32	RO/RC	I/O Trap SMI and Fast Write Status Register	00000000h	Page 192
18h-19h	16	R/W	I/O Trap SMI Enable Register	0000h	Page 193
1Ah-1Bh	16	R/W	Internal IRQ Enable Register	0000h	Page 194
1Ch-1Dh	16	R/W	Internal IRQ Control Register	0000h	Page 194
1Eh-1Fh	16	WO	Internal IRQ Mask Register	0000h	Page 194
20h	8	R/W	Audio Bus Master 0 Command Register	00h	Page 195
21h	8	RC	Audio Bus Master 0 SMI Status Register	00h	Page 195
22h-23h			Not Used		Page 195
24h-27h	32	R/W	Audio Bus Master 0 PRD Table Address	00000000h	Page 195
28h	8	R/W	Audio Bus Master 1 Command Register	00h	Page 195
29h	8	RC	Audio Bus Master 1 SMI Status Register	00h	Page 196
2Ah-2Bh			Not Used		Page 196
2Ch-2Fh	32	R/W	Audio Bus Master 1 PRD Table Address	00000000h	Page 196
30h	8	R/W	Audio Bus Master 2 Command Register	00h	Page 196
31h	8	RC	Audio Bus Master 2 SMI Status Register	00h	Page 196
32h-33h			Not Used		Page 196
34h-37h	32	R/W	Audio Bus Master 2 PRD Table Address	00000000h	Page 196
38h	8	R/W	Audio Bus Master 3 Command Register	00h	Page 197
39h	8	RC	Audio Bus Master 3 SMI Status Register	00h	Page 197
3Ah-3Bh			Not Used		Page 197
3Ch-3Fh	32	R/W	Audio Bus Master 3 PRD Table Address	00000000h	Page 197

Table 4-8. F3BAR: XpressAUDIO Subsystem Configuration Registers Summary (Continued)

F3BAR+ Memory Offset	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-20)
40h	8	R/W	Audio Bus Master 4 Command Register	00h	Page 197
41h	8	RC	Audio Bus Master 4 SMI Status Register	00h	Page 198
42h-43h			Not Used		Page 198
44h-47h	32	R/W	Audio Bus Master 4 PRD Table Address	00000000h	Page 198
48h	8	R/W	Audio Bus Master 5 Command Register	00h	Page 198
49h	8	RC	Audio Bus Master 5 SMI Status Register	00h	Page 198
4Ah-4Bh			Not Used		Page 198
4Ch-4Fh	32	R/W	Audio Bus Master 5 PRD Table Address	00000000h	Page 198

Table 4-9. Function 4: PCI Header Registers for Video Controller Summary

F4 Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-21)
00h-01h	16	RO	Vendor Identification	1078h	Page 199
02h-03h	16	RO	Device Identification	0104h	Page 199
04h-05h	16	R/W	PCI Command	0000h	Page 199
06h-07h	16	RO	PCI Status	0280h	Page 199
08h	8	RO	Device Revision ID	00h	Page 199
09h-0Bh	24	RO	PCI Class Code	030000h	Page 199
0Ch	8	RO	PCI Cache Line Size	00h	Page 199
0Dh	8	RO	PCI Latency Timer	00h	Page 199
0Eh	8	RO	PCI Header Type	00h	Page 199
0Fh	8	RO	PCI BIST Register	00h	Page 199
10h-13h	32	R/W	Base Address Register (F4BAR): Sets base address for memory mapped video controller configuration registers (summarized in Table 4-10).	00000000h	Page 199
14h-FFh			Reserved		Page 199

Table 4-10. F4BAR: Video Controller Configuration Registers Summary

F4BAR+ Memory Offset	Width (Bits)	Туре	Register Name	Reset Value	Reference (Table 4-22)
00h-03h	32	R/W	Video Configuration Register	00000000h	Page 200
04h-07h	32	R/W	Display Configuration Register	00000000h	Page 200
08h-0Bh	32	R/W	Video X Register	xxxxxxxxxh	Page 201
0Ch-0Fh	32	R/W	Video Y Register	xxxxxxxxxh	Page 202
10h-13h	32	R/W	Video Scale Register	xxxxxxxxxh	Page 202
14h-17h	32	R/W	Video Color Key Register	xxxxxxxxxh	Page 202
18h-1Bh	32	R/W	Video Color Mask Register	xxxxxxxxxh	Page 202
1Ch-1Fh	32	R/W	Palette Address Register	xxxxxxxxxh	Page 202
20h-23h	32	R/W	Palette Data Register	xxxxxxxxxh	Page 202
24h-27h	32	R/W	Dot Clock Configuration Register	00000000h	Page 202
28h-2Bh	32	R/W	CRC Signature and TFT/TV Configuration Register	00000100h	Page 204

Table 4-11. PCIUSB 00h-FFh Register Summary

PCIUSB Index	Width (Bits)	Туре	Name	Reset Value	Reference (Table 4-24)
00h-01h	16	RO	Vendor Identification	0E11h	Page 206
02h-03h	16	RO	Device Identification	A0F8h	Page 206
04h-05h	16	R/W	Command Register	0000h	Page 206
06h-07h	16	R/W	Status Register	0280h	Page 206
08h	8	RO	Device Revision ID	00h	Page 206
09h-0Bh	24	RO	Class Code	0C0310h	Page 207
0Ch	8	R/W	Cache Line Size	00h	Page 207
0Dh	8	R/W	Latency Timer	00h	Page 207
0Eh	8	RO	Header Type	00h	Page 207
0Fh	8	RO	BIST Register	00h	Page 207
10h-13h	32	R/W	Base Address Register	00000000h	Page 207
14h-3Bh			Reserved		Page 207
3Ch	8	R/W	Interrupt Line Register	00h	Page 207
3Dh	8	RO	Interrupt Pin Register	01h	Page 207
3Eh	8	RO	Min. Grant Register	00h	Page 207
3Fh	8	RO	Max. Latency Register	00h	Page 207
40h-43h	32	R/W	ASIC Test Mode Enable Register	00000000h	Page 207
44h	8	R/W	ASIC Operational Mode Enable	00h	Page 207
45h-FFh			Reserved		Page 207

Table 4-12. ISA Legacy I/O Register Summary

I/O Port	Туре	Name	Reference
DMA Channel	Control Register	s (Table 4-25)	
000h	R/W	DMA Channel 0 Address Register	Page 208
001h	R/W	DMA Channel 0 Transfer Count Register	Page 208
002h	R/W	DMA Channel 1 Address Register	Page 208
003h	R/W	DMA Channel 1 Transfer Count Register	Page 208
004h	R/W	DMA Channel 2 Address Register	Page 208
005h	R/W	DMA Channel 2 Transfer Count Register	Page 208
006h	R/W	DMA Channel 3 Address Register	Page 208
007h	R/W	DMA Channel 3 Transfer Count Register	Page 208
008h	Read	DMA Status Register, Channels 3:0	Page 208
	Write	DMA Command Register, Channels 3:0	Page 208
009h	WO	Software DMA Request Register, Channels 3:0	Page 209
00Ah	R/W	DMA Channel Mask Register, Channels 3:0	Page 209
00Bh	WO	DMA Channel Mode Register, Channels 3:0	Page 209
00Ch	WO	DMA Clear Byte Pointer Command, Channels 3:0	Page 209
00Dh	WO	DMA Master Clear Command, Channels 3:0	Page 209
00Eh	WO	DMA Clear Mask Register Command, Channels 3:0	Page 209
00Fh	WO	DMA Write Mask Register Command, Channels 3:0	Page 209
0C0h	R/W	DMA Channel 4 Address Register (Not used)	Page 209
0C2h	R/W	DMA Channel 4 Transfer Count Register (Not Used)	Page 209
0C4h	R/W	DMA Channel 5 Address Register	Page 209
0C6h	R/W	DMA Channel 5 Transfer Count Register	Page 209
0C8h	R/W	DMA Channel 6 Address Register	Page 209
0CAh	R/W	DMA Channel 6 Transfer Count Register	Page 209
0CCh	R/W	DMA Channel 7 Address Register	Page 209
0CEh	R/W	DMA Channel 7 Transfer Count Register	Page 209
0D0h	Read	DMA Status Register, Channels 7:4	Page 210
020	Write	DMA Command Register, Channels 7:4	Page 210
0D2h	WO	Software DMA Request Register, Channels 7:4	Page 210
0D4h	R/W	DMA Channel Mask Register, Channels 7:0	Page 210
0D6h	WO	DMA Channel Mode Register, Channels 7:4	Page 210
0D8h	WO	DMA Clear Byte Pointer Command, Channels 7:4	Page 210
0DAh	WO	DMA Master Clear Command, Channels 7:4	Page 210
0DCh	WO	DMA Clear Mask Register Command, Channels 7:4	Page 210
0DEh	WO	DMA Write Mask Register Command, Channels 7:4	Page 210
	gisters (Table 4-2		1 ago 210
081h	R/W	DMA Channel 2 Low Page Register	Page 211
082h	R/W	DMA Channel 3 Low Page Register	Page 211
083h	R/W	DMA Channel 1 Low Page Register	Page 211
087h	R/W	DMA Channel 0 Low Page Register	Page 211
089h	R/W	DMA Channel 6 Low Page Register	Page 211
08Ah	R/W	DMA Channel 7 Low Page Register	Page 211
08Bh	R/W	DMA Channel 5 Low Page Register	Page 211
08Fh	R/W	ISA Refresh Low Page Register	Page 211
481h	R/W	DMA Channel 2 High Page Register	Page 211
482h	R/W	DMA Channel 3 High Page Register	Page 211
483h	R/W	DMA Channel 1 High Page Register	Page 211
487h	R/W	DMA Channel 0 High Page Register	Page 211

Table 4-12. ISA Legacy I/O Register Summary (Continued)

I/O Port	Туре	Name	Reference
489h	R/W	DMA Channel 6 High Page Register	Page 211
48Ah	R/W	DMA Channel 7 High Page Register	Page 211
48Bh	R/W	DMA Channel 5 High Page Register	Page 211
Programmable In	terval Timer R	egisters (Table 4-27)	
040h	Write	PIT Timer 0 Counter	Page 212
	Read	PIT Timer 0 Status	Page 212
041h	Write	PIT Timer 1 Counter (Refresh)	Page 212
	Read	PIT Timer 1 Status (Refresh)	Page 212
042h	Write	PIT Timer 2 Counter (Speaker)	Page 212
	Read	PIT Timer 2 Status (Speaker)	Page 212
043h	Write	PIT Mode Control Word Register	Page 212
043h	R/W	PIT Read-Back Command	
		Read Status Command	
		Counter Latch Command	
Programmable In	terrupt Contro	oller Registers (Table 4-28)	
020h / 0A0h	WO	Master / Slave PCI IWC1	Page 213
021h / 0A1h	WO	Master / Slave PIC ICW2	Page 213
021h / 0A1h	WO	Master / Slave PIC ICW3	Page 213
021h / 0A1h	WO	Master / Slave PIC ICW4	Page 213
021h / 0A1h	R/W	Master / Slave PIC OCW1	Page 213
020h / 0A0h	WO	Master / Slave PIC OCW2	Page 213
020h / 0A0h	WO	Master / Slave PIC OCW3	Page 214
020h / 0A0h	RO	Master / Slave PIC Interrupt Request and Service Registers for OCW3 Commands	Page 214
Keyboard Contro	ller Registers	(Table 4-29)	•
060h	R/W	External Keyboard Controller Data Register	Page 215
061h	R/W	Port B Control Register	Page 215
062h	R/W	External Keyboard Controller Mailbox Register	Page 215
064h	R/W	External Keyboard Controller Command Register	Page 215
066h	R/W	External Keyboard Controller Mailbox Register	Page 215
092h	R/W	Port A Control Register	Page 215
Real Time Clock	Registers (Tab	ole 4-30)	
070h	WO	RTC Address Register	Page 215
071h	R/W	RTC Data Register	Page 215
Miscellaneous Re	egisters (Table	4-31)	
170h-177h/ 376h-377h	R/W	Secondary IDE Registers	Page 216
1F0h-1F7h/ 3F6h-3F7h	R/W	Primary IDE Registers	Page 216
4D0h	R/W	Interrupt Edge/Level Select Register 1	Page 216
4D1h	R/W	Interrupt Edge/Level Select Register 2	Page 216
121Ch-121Fh	RO	ACPI Timer Count Register  Note: The ACPI Timer Count Register is accessible through I/O Port 121Ch in Silicon Revision 1.3 and above. Otherwise use F1BAR+Offset 1Ch.	Page 216

## Table 4-13. V-ACPI I/O Register Space Summary

ACPI_ BASE	Туре	Align	Length	Name	Reset Value	Reference (Table 4-32)
00h-03h	R/W	4	4	P_CNT: Processor Control Register	00000000h	Page 217
04h	RO	1	1	P_LVL2: Enter C2 Power State Register	00h	Page 217
05h		1	1	Reserved	00h	Page 217
06h	R/W	1	1	SMI_CMD: OS/BIOS Requests Register (ACPI Enable/Disable Port)	00h	Page 217
07h		1	1	Reserved	00h	Page 218
08h-09h	R/W	2	2	PM1A_STS: PM1A Status Register	0000h	Page 218
0Ah-0Bh	R/W	2	2	PM1A_EN: PM1A Enable Register	0000h	Page 218
0Ch-0Dh	R/W	4	2	PM1A_CNT: PM1A Control Register	0000h	Page 218
0Eh-0Fh	R/W	2	2	SETUP_IDX: Setup Index Register (V-ACPI internal index register)	0000h	Page 219
10h-11h	R/W	2	2	GPE0_STS: General Purpose Event 0 Status Register	0000h	Page 219
12h-13h	R/W	2	2	GPE0_EN: General Purpose Event 0 Enable Register	0000h	Page 220
14h-17h	R/W	4	4	SETUP_DATA: Setup Data Register (V-ACPI internal data register)	00000000h	Page 220
18h-1Fh			8	Reserved: For Future V-ACPI Implementations		Page 220

#### 4.3 CHIPSET REGISTER SPACE

The Chipset Register Space of the CS5530 is comprised of five separate functions (Function 0 through 4, F0-F4), each with its own register space and PCI header registers. F1-F4 have memory or I/O mapped registers from a Base Address Register (BAR). The PCI header registers in all functions are very similar.

F0: Bridge Configuration Register Space

F1: SMI Status and ACPI Timer Register Space

F2: IDE Controller Register Space

F3: XpressAUDIO Subsystem Register Space

F4: Video Controller Register Space

#### 4.3.1 Bridge Configuration Registers - Function 0

The register space designated as Function 0 (F0) contains registers used to configure features (e.g., power management) and functionality unique to the CS5530. All registers in Function 0 are directly accessed (i.e., there are no memory or I/O mapped registers in F0). Table 4-14 gives the bit formats for these registers.

**Note:** The registers at F0 Index 50h-FFh can also be accessed at F1BAR+Memory Offset 50h-FFh. However, the preferred method is to program these registers through the F0 register space.

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers

Bit	Description			
Index 00h	n-01h	Vendor Identification Register (RO)	Reset Value = 1078h	
15:0	Vendor Identification F	egister (Read Only)		
Index 02h	n-03h	Device Identification Register (RO)	Reset Value = 0100	
15:0	Device Identification R	egister (Read Only)		
Index 04h	n-05h	PCI Command Register (R/W)	Reset Value = 0000	
15:10	Reserved: Set to 0.			
9	Fast Back-to-Back Ena abled (always reads 0).	ble (Read Only): This function is not supported when the CS	5530 is a master. It is always dis-	
8	SERR#: Allow SERR# a	ssertion on detection of special errors: 0 = Disable ( <b>Default</b> );	1 = Enable.	
7	Wait Cycle Control (Re (always reads 0).	ad Only): This function is not supported in the CS5530. It is a	always disabled	
6		S5530 to check for parity errors on PCI cycles for which it is a : 0 = Disable <b>(Default)</b> ; 1 = Enable.	target, and to assert PERR# when	
5	VGA Palette Snoop Engreads 0).	able (Read Only): This function is not supported in the CS550	30. It is always disabled (always	
4		<b>Memory Write and Invalidate:</b> Allow the CS5530 to do memory write and invalidate cycles, if the PCI Cache Line Register (F0 Index 0Ch) is set to 16 bytes (04h). 0 = Disable ( <b>Default</b> ); 1 = Enable.		
3	Special Cycles: Allow the	ne CS5530 to respond to special cycles: 0 = Disable; 1 = Enab	ble (Default).	
	This bit must be enabled	to allow the CPU Warm Reset internal signal to be triggered	from a CPU Shutdown cycle.	
2	Bus Master: Allow the 0	S5530 bus mastering capabilities: 0 = Disable; 1 = Enable (D	Pefault).	
	This bit must be set to 1			
1	<b>Memory Space:</b> Allow t 0 = Disable; 1 = Enable	ne CS5530 to respond to memory cycles from the PCI bus: [Default].		
0	I/O Space: Allow the CS	5530 to respond to I/O cycles from the PCI bus: 0 = Disable;	1 = Enable ( <b>Default)</b> .	
Index 06h	n-07h	PCI Status Register (R/W)	Reset Value = 0280	
15	Detected Parity Error: Write 1 to clear.	This bit is set whenever a parity error is detected.		
14	Signaled System Error Write 1 to clear.	: This bit is set whenever the CS5530 asserts SERR# active.		
13	abort will occur when a l	This bit is set whenever a master abort cycle occurs while the CI cycle is not claimed, except for special cycles.	ne CS5530 is the master. A maste	
	Write 1 to clear.			
12	cycle.	This bit is set whenever a target abort is received while the C	CS5530 is the master for the PCI	
	Write 1 to clear.			
11	error occurs for an addre	This bit is set whenever the CS5530 signals a target abort. These that hits in the active address decode space of the CS5530 signals a target abort.	•	
	Write 1 to clear.			

Bit	Description		
10:9	<b>DEVSEL# Timing:</b> These bits are always 01, as the CS5530 always responds to cycles for with medium DEVSEL# timing: 00 = Fast; 01 = Medium; 10 = Slow; 11 = Reserved	vhich it is an active target	
8	Data Parity Detected: This bit is set when:		
	<ol> <li>The CS5530 asserted PERR# or observed PERR# asserted.</li> <li>The CS5530 is the master for the cycle in which a parity error occurred and the Parity Error = 1).</li> </ol>	or bit is set (F0 Index 04h[6]	
	Write 1 to clear.		
7	Fast Back-to-Back Capable: As a target, the CS5530 is capable of accepting fast back-to-b $0 = \text{Disable}$ ; $1 = \text{Enable}$ .	ack transactions:	
	This bit is always set to 1.		
6:0	Reserved: Set to 0.		
Index 08h	Device Revision ID Register (RO)	Reset Value = xxh	
7:0	<b>Device Revision ID (Read Only):</b> 00h = Silicon Rev 1.2 or below; 13h = Silicon Rev 1.3.		
Index 09h-	OBh PCI Class Code Register (RO)	Reset Value = 060100h	
Index 0Ch	PCI Cache Line Size Register (R/W)	Reset Value = 00h	
7:0	<b>PCI Cache Line Size Register:</b> This register sets the size of the PCI cache line, in increment write and invalidate cycles, the PCI cache line size must be set to 16 bytes (04h), and the Mermust be set (F0 Index 04h[4] = 1).		
Index 0Dh	PCI Latency Timer Register (R/W)	Reset Value = 00h	
7:4	Reserved: Set to 0.		
3:0	<b>PCI Latency Timer Value:</b> The PCI Latency Timer Register prevents system lockup when a cycle that the CS5530 masters. If the value is set to 00h (default), the timer is disabled. If the other value, bits [3:0] become the four most significant bytes in a timer that counts PCI clocks timer is reset on each valid data transfer. If the counter expires before the next assertion of T CS5530 stops the transaction with a master abort and asserts SERR#, if enabled to do so (F	timer is written with any s for slave response. The RDY# is received, the	
Index 0Eh	PCI Header Type (RO)	Reset Value = 00h	
7:0	<b>PCI Header Type Register (Read Only):</b> This register defines the format of this header. This Additionally, bit 7 defines whether this PCI device is a multifunction device (bit 7 = 1) or not (but 7 = 1).		
Index 0Fh	PCI BIST Register (RO)	Reset Value = 00h	
7	BIST Capable (Read Only): Is device capable of running a built-in self-test (BIST)? 0 = No;	1 = Yes,	
6	<b>Start BIST:</b> Setting this bit to a one starts up a BIST on the device. The device resets this bit completed. (Not supported.)	when the BIST has been	
5:4	Reserved (Read Only)		
3:0	BIST Completion Code (Read Only): Upon completion of the BIST, the completion code is stored in these bits. A completion code of zero indicates the BIST has successfully been completed. All other values indicate some type of BIST fa		
	pletion code of zero indicates the BIST has successfully been completed. All other values indure.		
Index 10h-	ure.		
	ure.	icate some type of BIST fail	
Index 10h- Index 40h	ure.  3Fh Reserved  PCI Function Control Register 1 (R/W)  PCI Interrupt Acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge.	icate some type of BIST fail  Reset Value = 89h	
Index 40h	ure.  3Fh Reserved  PCI Function Control Register 1 (R/W)	Reset Value = 89h owledge cycles: PCI bus and performs a tar	
Index 40h	PCI Interrupt Acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge; 1 = Enable.  Single Write Mode: The CS5530 accepts only single cycle write transfers as a slave on the	Reset Value = 89h owledge cycles: PCI bus and performs a tarable. PCI bus and performs a tarable.	
7 6	PCI Function Control Register 1 (R/W)  PCI Interrupt Acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge: The CS5530 accepts only single cycle write transfers as a slave on the get disconnect with the first data transferred: 0 = Disable (accepts burst write cycles); 1 = End Single Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only single cycle read transfers as a slave on the Read Mode: The CS5530 accepts only sin	Reset Value = 89h  welledge cycles:  PCI bus and performs a tarable.  PCI bus and performs a tarable.	
7 6 5	PCI Function Control Register 1 (R/W)  PCI Interrupt Acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Write transfers as a slave on the get disconnect with the first data transferred: 0 = Disable (accepts burst read cycles); 1 = Engage Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound on the Retry PCI Cycles: Retry inbound PCI cycles if data is buffered and waiting to go outbound pci cycles in the Retry PCI Cycles in the Retry	Reset Value = 89h  welledge cycles:  PCI bus and performs a tarable.  PCI bus and performs a tarable.	
7 6 5 4	PCI Function Control Register 1 (R/W)  PCI Interrupt Acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Responds to PCI interrupt acknowledge Cycle Responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle Response: The CS5530 responds to PCI interrupt acknowledge Cycle	Reset Value = 89h  welledge cycles:  PCI bus and performs a tarable.  PCI bus and performs a tarable.	

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description				
Index 41h	PCI Function Control Register 2 (R/W)	Reset Value = 10h			
7	Burst to Beat: Bursts are converted to single beats for X-Bus to PCI bus reads: 0 = Disable; 1	= Enable.			
6	<b>IDE Configuration Trap:</b> 0 = Disable; 1 = Enable.				
	If this bit is enabled and an access occurs to one of the configuration registers in the F2 Regis generated.	ter Space, an SMI is			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9].  Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[5].				
5	<b>PERR# Signals SERR#:</b> Assert SERR# any time that PERR# is asserted or detected active be PERR# assertion to be cascaded to NMI (SMI) generation in the system): 0 = Disable; 1 = End	•			
4	Write Buffer Enable: Allow 16-byte buffering for X-Bus to PCI bus writes: 0 = Disable; 1 = Enable:	able.			
3	<b>Power Management Configuration Trap:</b> 0 = Disable; 1 = Enable.				
	If this bit is enabled and an access occurs to one of the configuration registers in the F1 Regis generated.	ter Space, an SMI is			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9].  Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[5].				
2:1	<b>Subtractive Decode:</b> These bits determine the point at which the CS5530 accepts cycles that device. The CS5530 defaults to taking subtractive decode cycles in the default cycle clock, but Slow Decode cycle point if all other PCI devices decode in the fast or medium clocks. Disabling be done with care, as all ISA and ROM cycles are decoded subtractively.	can be moved up to the			
	00 = Default sample (4th clock from FRAME# active) 01 = Slow sample (3rd clock from FRAME# active) 1x = No subtractive decode				
0	Legacy Configuration SMI: 0 = Disable; 1 = Enable.				
	If this bit is enabled and an access occurs to one of the configuration registers in the ISA Lega SMI is generated.	acy I/O Register Space, an			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[5].				
Index 42h	PCI Function Control Register 3 (R/W)	Reset Value = 0Fh			
7	<b>USB SMI I/O Configuration:</b> Route USB-generated SMI to SMI# pin: 0 = Disable; 1 = Enable, USB-generated SMI pulls SMI# pin active (low).				
6	<b>USB SMI Power Mgmnt Configuration:</b> Route USB-generated SMI to Top Level SMI Status Offset $00h/02h[14]$ : $0 = Disable$ ; $1 = Enable$ .	Register, F1BAR+Memory			
5	<b>Delayed Transactions:</b> Allow delayed transactions on the PCI bus: 0 = Disable; 1 = Enable. Also see F0 Index 43h[1].				
4	DMA Priority: Allow USB DMA to have priority over other DMA requests: 0 = Disable; 1 = Ena	ahle			
3	<b>No X-Bus ARB, Buffer Enable:</b> When the CS5530 is a PCI target, allow buffer PCI transaction arbitration: 0 = Disable; 1 = Enable.				
2	HOLD_REQ# (Pin H26): HOLD_REQ# signal (pin H26): 0 = Disable; 1 = Enable.				
	Note: Although the HOLD_REQ# signal function is no longer applicable, this bit must remain enabled, set to 1) for non-preemptive arbitration to operate correctly.	at its reset value (i.e.,			
1	Video Configuration Trap: 0 = Disable; 1 = Enable.				
	If this bit is enabled and an access occurs to one of the configuration registers in the F4 Regis generated.	ter Space, an SMI is			
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[5].				
0	Audio Configuration SMI: 0 = Disable; 1 = Enable.				
	If this bit is enabled and an access occurs to one of the configuration registers in the F3 Regis	ter Space, an SMI is			
	generated.				

Bit	Description	
Index 43h	USB Shadow Register (R/W)	Reset Value = 03h
7	Reserved: Set to 0.	
6	<b>Enable SA20:</b> Pin AD22 configuration: 0 = GPIO4; 1 = SA20. If F0 Index 43h bit 6 or bit 2 is s SA20.	set to 1, then pin AD22 =
5	<b>Legacy Cycles Assert HOLD_REQ#:</b> Allow legacy cycles to cause HOLD_REQ# to be asse 0 = Disable; 1 = Enable.	erted:
	<b>Note:</b> The HOLD_REQ# signal function is no longer applicable, this bit must remain at its res to 0).	set value (i.e., disabled, set
4	<b>Read Cycles Assert HOLD_REQ#:</b> Allow read cycles to cause HOLD_REQ# to be asserted 0 = Disable; 1 = Enable.	l:
	<b>Note:</b> The HOLD_REQ# signal function is no longer applicable, this bit must remain at its res to 0).	set value (i.e., disabled, se
3	Any Cycle Asserts HOLD_REQ#: Allow any cycle to cause HOLD_REQ# to be asserted: 0	= Disable; 1 = Enable.
	<b>Note:</b> The HOLD_REQ# signal function is no longer applicable, this bit must remain at its res to 0).	set value (i.e., disabled, se
2	<b>Enable SA[23:20]:</b> Pins AF23, AE23, AC21, and AD22 configuration: $0 = GPIO[7:4]$ ; $1 = SA[8]$ If F0 Index 43h bit 6 or bit 2 is set to 1, then pin AD22 = SA20.	
1	<b>PCI Retry Cycles:</b> When the CS5530 is a PCI target and the PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty, allow PCI buffer is not empty.	CI bus to retry cycles:
	This bit works in conjunction with PCI bus delayed transactions bit. F0 Index 42h[5] must = 1 to 1 to 2 to 3 to 3 to 3 to 3 to 3 to 3 to 3	for this bit to be valid.
0	<b>USB:</b> USB core: 0 = Disable; 1 = Enable.	
Index 44h	Reset Control Register (R/W)	Reset Value = xx0000000
7	<b>ISA Mode:</b> This bit is set to read back the strap value of the INTR pin (pin P26) during POR: 0 = ISA Limited; 1 = ISA Master.	
	This bit can be written after POR# deasserts to change the ISA mode selected. However, writ mended due to the actual strapping done on the board.	ting to this bit is not recom-
6	<b>IDSEL Mode:</b> This bit is set to read back the strap value of the HOLD_REQ# pin (pin H26) du 0 = AD28 is IDSEL for Chipset Register Space and AD29 is IDSEL for USB Register Space; 1 = AD26 is IDSEL for Chipset Register Space and AD27 is IDSEL for USB Register Space.	uring POR:
	This bit can be written after POR# deasserts to change the IDSEL settings. However, writing a mended due to the actual strapping done on the board.	to this bit is not recom-
5:4	Cleak 20K Control. Control the course of the CLK 20K sin (ACC).	
	Clock 32K Control: Controls the source of the CLK_32K pin (AE3):  00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3  01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3  10 = CLK_32K is an input  11 = Invalid	(Default)
3	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input	(Default)
3	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid	(Default)
3	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.	(Default)
	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.	(Default)
	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  PCI Reset: Reset PCI bus: 0 = Disable; 1 = Enable.	
2	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  PCI Reset: Reset PCI bus: 0 = Disable; 1 = Enable.  When set, the CS5530 PCI_RST# output signal (pin C14) is asserted and all devices on the F	
2	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  PCI Reset: Reset PCI bus: 0 = Disable; 1 = Enable.  When set, the CS5530 PCI_RST# output signal (pin C14) is asserted and all devices on the Fare reset. No other function within the CS5530 is affected by this bit.	
2	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  PCI Reset: Reset PCI bus: 0 = Disable; 1 = Enable.  When set, the CS5530 PCI_RST# output signal (pin C14) is asserted and all devices on the Fare reset. No other function within the CS5530 is affected by this bit.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.	
2	00 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is not output on pin AE3 01 = CLK_32K is internally derived from CLK_14MHZ (pin P24) and is output on pin AE3 10 = CLK_32K is an input 11 = Invalid  IDE Controller Reset: Reset the IDE Controller: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  IDE Reset: Reset IDE bus: 0 = Disable; 1 = Enable.  Write 0 to clear. This bit is level-sensitive and must be cleared after the reset is enabled.  PCI Reset: Reset PCI bus: 0 = Disable; 1 = Enable.  When set, the CS5530 PCI_RST# output signal (pin C14) is asserted and all devices on the Fare reset. No other function within the CS5530 is affected by this bit.	

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description				
Index 45h-	4Fh	Reserv	ved		
Index 50h		PIT Control/ISA CL	.K Divider (R/W)	Reset Value = 7Bh	
7	PIT Software Reset: 0 =	Disable; 1 = Enable.			
6	<b>PIT Counter 1:</b> 0 = Force Port 061h[4].	es Counter 1 output (OUT1) to	zero; 1 = Allows Counter 1 outp	out (OUT1) to pass to I/O	
5	• • •	= Sets GATE1 input low; 1 = S	Sets GATE1 input high.		
4		•	zero; 1 = Allows Counter 0 outp	out (OUT0) to pass to IRQ0.	
3	PIT Counter 0 Enable: 0	= Sets GATE0 input low; 1 = S	Sets GATE0 input high.	· · ·	
2:0	<b>ISA Clock Divisor:</b> Determines the divisor of the PCI clock used to make the ISA clock, which is ty programmed for approximately 8 MHz:				
	000 = Divide by one 001 = Divide by two 010 = Divide by three 011 = Divide by four	100 = Divide by 101 = Divide by 110 = Divide by 111 = Divide by	y six y seven		
	If PCI clock = 25 MHz, us	e setting of 010 (divide by 3). I	f PCI clock = 30 or 33 MHz, use	e a setting of 011 (divide by 4).	
Index 51h		ISA I/O Recovery Con	trol Register (R/W)	Reset Value = 40h	
7:4		se bits determine the number o reset one-clock delay built into		to-back 8-bit I/O read cycles. This	
	0000 = 1 PCI clock 0001 = 2 PCI clocks 0010 = 3 PCI clocks 0011 = 4 PCI clocks	0100 = 5 PCI clocks 0101 = 6 PCI clocks 0110 = 7 PCI clocks 0111 = 8 PCI clocks	1000 = 9 PCI clocks 1001 = 10 PCI clocks 1010 = 11 PCI clocks 1011 = 12 PCI clocks	1100 = 13 PCI clocks 1101 = 14 PCI clocks 1110 = 15 PCI clocks 1111 = 16 PCI clocks	
3:0	•			k-to-back 16-bit I/O cycles. This	
	0000 = 1 PCI clock 0001 = 2 PCI clocks 0010 = 3 PCI clocks 0011 = 4 PCI clocks	0100 = 5 PCI clocks 0101 = 6 PCI clocks 0110 = 7 PCI clocks 0111 = 8 PCI clocks	1000 = 9 PCI clocks 1001 = 10 PCI clocks 1010 = 11 PCI clocks 1011 = 12 PCI clocks	1100 = 13 PCI clocks 1101 = 14 PCI clocks 1110 = 15 PCI clocks 1111 = 16 PCI clocks	
Index 52h		ROM/AT Logic Conti	rol Register (R/W)	Reset Value = F8h	
7	A20 Mask and Reset: 0 =	ate A20 and Fast Reset: Ena Disable; 1 = Enable (snooping	bles the snoop logic associated	with keyboard commands for	
6		_		ne game port (I/O Port 200h and	
5		on Reads: Allow GPORT_CS	6# to be asserted for reads to th	e game port (I/O Port 200h and	
4		ion on Warm Reset: Force A2 state of A20): 0 = Disable; 1 = B	0 0	t (guarantees that A20M# is deas-	
3	Enable I/O Port 092h De	code (Port A): I/O Port 092h	decode and the logical functions	s: 0 = Disable; 1 = Enable.	
2	0 = FFFC0000h-FFFFFF	FFh (256 KB, <b>Default</b> ); 1 = FF	for ISA memory read accesses 000000h-FFFFFFFh (16 MB)	:	
		ding for the ROM space is enal			
1	allowing Flash programm	ing: 0 = Disable; 1 = Enable.	o configured ROM space (confiç		
0	0 = 000F0000h-000FFFF	Fh (64 KB, <b>Default</b> ); 1 = 000E		:	
	Note: PCI Positive decor	ding for the ROM space is enal	bled at F0 Index 5Bh[5]).		

Bit	Description	
Index 53h	Alternate CPU Support Register (R/W)	Reset Value = 00h
7	Reserved: Set to 0.	
6	Game Port Write Blocks ISA: Block ISA cycle on game port (I/O Port 200h and 201h) write: 0 = Disable; 1 = Enable.	
5	<b>Bidirectional SMI Enable:</b> 0 = Disable; 1 = Enable.  This bit must be set to 0.	
4	Game Port Read Block ISA: Block ISA cycle on game port (I/O Port 200h and 201h) read: 0 = D	isable; 1 = Enable.
3	<b>Game Port Write SMI:</b> Allow SMI generation on writes to game port (I/O Port 200h and 201h): 0 = Disable; 1 = Enable.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 84h/F4h[4].	
	For "Game Port Read SMI", see F0 Index 83h[4].	
2	RTC Enable/RTC Pin Configuration: 0 = SMEMW# (Pin AF3) and SMEMR# (Pin AD4), RTC de 1 = RTCCS# (Pin AF3) and RTCALE (Pin AD4), RTC decode enabled.	code disabled;
	Note: The RTC Index Shadow Register (F0 Index BBh) is independent of the setting of this bit.	
1	Reserved: Set to 1.	
0	Generate SMI on A20M# toggle: 0 = Disable; 1 = Enable. This bit must be set to 1.	
	SMI status is reported in F1BAR+Memory Offset 00h/02h[7] (only).	
Index 54h-	59h Reserved	
Index 5Ah	Decode Control Register 1 (R/W)	Reset Value = 03h
Index 5Ah 7	Decode Control Register 1 (R/W)  Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.	
	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses	to I/O Port
7	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to la	to I/O Port /O Port 3F2h-3F5h and
7 6	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/3F7h: 0 = Subtractive; 1 = Positive.  COM4 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E	to I/O Port 'O Port 3F2h-3F5h and E8h-2EFh:
6	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/3F7h: 0 = Subtractive; 1 = Positive.  COM4 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM3 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E	to I/O Port /O Port 3F2h-3F5h and 
7 6 5 4	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O 3F7h: 0 = Subtractive; 1 = Positive.  COM4 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM3 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.  COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI positive Or subtractive decoding for accesses to I/O Port 2E COM2 Positive Decode: Selects PCI Positive Or Subtractive Decode: Select	to I/O Port  /O Port 3F2h-3F5h and  E8h-2EFh:  E8h-3EFh:  E8h-2FFh:
7 6 5 4 3	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O 3F7h: 0 = Subtractive; 1 = Positive.  COM4 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM3 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.  COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM1 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.	to I/O Port  /O Port 3F2h-3F5h and  E8h-2EFh:  E8h-3EFh:  E8h-3FFh:
7 6 5 4 3 2	Secondary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses 372h-375h and 377h: 0 = Subtractive; 1 = Positive.  Primary Floppy Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O 3F7h: 0 = Subtractive; 1 = Positive.  COM4 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM3 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.  COM2 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 2E 0 = Subtractive; 1 = Positive.  COM1 Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.  Keyboard Controller Positive Decode: Selects PCI positive or subtractive decoding for accesses to I/O Port 3E 0 = Subtractive; 1 = Positive.	O Port 3F2h-3F5h and E8h-2EFh: E8h-3EFh: E8h-3FFh: E8h-3FFh: E8h-3FFh:

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

7	Keyboard I/O Port 06		I Register 2 (R/W)	Reset Value = 20
7	Keyboard I/O Port 063			
		<b>2h/066h Decode:</b> This alterna board controller mailbox: 0 = D		er is provided in support of the
6	Reserved: Set to 0.			
5	BIOS ROM Positive D 0 = Subtractive; 1 = Po ROM configuration is a	sitive.	r subtractive decoding for acce	sses to the configured ROM space:
4	Secondary IDE Contr 177h and 376h-377h (c	oller Positive Decode: Select excluding writes to 377h): 0 = 9	Subtractive; 1 = Positive.	ecoding for accesses to I/O Port 170
	Note: Subtractive Dec	code mode disables this IDE co	ontroller entirely and routes any	y register references to the ISA Bus.
3	1F7h and 3F6h-3F7h (	excluding writes to 3F7h): 0 =	Subtractive; 1 = Positive.	ding for accesses to I/O Port 1F0h-
	Note: Subtractive Dec	code mode disables this IDE co	ontroller entirely and routes any	y register references to the ISA Bus.
2	<b>LPT3 Positive Decode</b> 7BEh: 0 = Subtractive;		ractive decoding for accesses t	to I/O Port 3BCh-3BEh and 7BCh-
1	<b>LPT2 Positive Decode</b> 678h-67Ah: 0 = Subtra	·	ractive decoding for accesses t	to I/O Port 278h-27Fh and
0	<b>LPT1 Positive Decode</b> 778h-77Ah: 0 = Subtra		ractive decoding for accesses t	to I/O Port 378h-37Fh and
			time. The keyboard, LPT3, LPT ed, the port exists on the ISA b	T2, and LPT1 I/O Ports do not exist i us.
ndex 5Ch		PCI Interrupt Stee	ring Register 1 (R/W)	Reset Value = 00
7:4	INTB# Target Interrup	ot: Selects target interrupt for I	NTB#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
3:0	<b>INTA# Target Interrup</b>	t: Selects target interrupt for If	NTA#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD '	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
	target interrupt must firs rupt compatibility.	st be configured as level sensit	tive via I/O Port 4D0h and 4D1	h in order to maintain PCI
Index 5Dh		PCI Interrupt Steel	ring Register 2 (R/W)	Reset Value = 00
7:4	INTD# Target Interrup	ot: Selects target interrupt for I	NTD#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15
3:0	INTC# Target Interrup	ot: Selects target interrupt for I	NTC#:	
	0000 = Disable	0100 = IRQ4	1000 = RSVD	1100 = IRQ12
	0001 = IRQ1	0101 = IRQ5	1001 = IRQ9	1101 = RSVD
	0010 = RSVD	0110 = IRQ6	1010 = IRQ10	1110 = IRQ14
1	0011 = IRQ3	0111 = IRQ7	1011 = IRQ11	1111 = IRQ15

Bit	Description	
Index 5Eh-	6Fh Reserved	
Index 70h-	71h General Purpose Chip Select Base Address Register (R/W)	Reset Value = 0000h
15:0	General Purpose Chip Select I/O Base Address: This 16-bit value represents the I/O base adassertion of the GPCS# signal.  This register, together with General Purpose Chip Select Control Register (F0 Index 72h) is use	
Index 72h	operation of the GPCS# pin.  General Purpose Chip Select Control Register (R/W)	Reset Value = 00h
7	General Purpose Chip Select: GPCS# (pin AF26): 0 = Disable; 1 = Enable.	110001 14140 = 001
6	Writes Result in Chip Select: Writes to configured I/O address (base address configured in F0 configured in bits [4:0]) causes GPCS# signal to be asserted: 0 = Disable; 1 = Enable.	Index 70h and range
5	<b>Reads Result in Chip Select:</b> Reads from configured I/O address (base address configured in configured in bits [4:0]) causes GPCS# signal to be asserted: 0 = Disable; 1 = Enable.	F0 Index 70h and range
4:0  Note: This	General Purpose Chip Select I/O Address Range: This 5-bit field selects the range of GPCS4  00000 = 1byte 01111 = 16 bytes  00001 = 2 bytes 11111 = 32 bytes  00011 = 4 bytes All other combinations are reserved.  00111 = 8 bytes  register, together with General Purpose Chip Select Base Address Register (F0 Index 70h) is us	
	n of the GPCS# pin.	
Index 73h-	7Fh Reserved	
Index 80h	Power Management Enable Register 1 (R/W)	Reset Value = 00h
7:6	Reserved: Set to 0.	
5	<b>Codec SDATA_IN SMI:</b> Allow AC97 codec to generate an SMI due to codec producing a positiv 0 = Disable; 1 = Enable.	e edge on SDATA_IN:
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[2].	
4	<b>Video Speedup:</b> Any video activity, as decoded from the serial connection (PSERIAL register, be processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration we managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.	
4	<b>Video Speedup:</b> Any video activity, as decoded from the serial connection (PSERIAL register, by processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration we	when the system is power x 8Dh). Detection of an
3	<b>Video Speedup:</b> Any video activity, as decoded from the serial connection (PSERIAL register, by processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This count Register (F0 Index external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported.	x 8Dh). Detection of an onfiguration is non-stan-
	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, by processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration we managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Indexexternal VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This configured in the Video Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend model.	when the system is power x 8Dh). Detection of an onfiguration is non-stan- a SUSP#/SUSPA# hand- dulation:
	<b>Video Speedup:</b> Any video activity, as decoded from the serial connection (PSERIAL register, to processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Indexexternal VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This codard, but it does allow the power management routines to support an external VGA chip. <b>IRQ Speedup:</b> Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend mod 0 = Disable; 1 = Enable.	when the system is power x 8Dh). Detection of an onfiguration is non-stan- a SUSP#/SUSPA# hand- dulation:
3	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, by processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration was managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Indexexternal VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This codard, but it does allow the power management routines to support an external VGA chip.  IRQ Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend mod 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and the configuration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index and t	when the system is power x 8Dh). Detection of an onfiguration is non-stan- a SUSP#/SUSPA# hand- dulation:
3	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, to processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Indexexternal VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This condition is also supported. This condition is described by the power management routines to support an external VGA chip.  IRQ Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend module of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Indexestance).  Traps: Globally enable all power management device I/O traps: 0 = Disable; 1 = Enable.	when the system is powe x 8Dh). Detection of an onfiguration is non-standa SUSP#/SUSPA# hand-dulation:
3	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, to processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This conduction during the power management routines to support an external VGA chip.  IRQ Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend mode 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index at the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the speedup and the second of the sec	when the system is power at the system is pow
3	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, to processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This coddard, but it does allow the power management routines to support an external VGA chip.  IRQ Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend mod 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index at the second of the speedup and the second of the speedup II power management device I/O traps: 0 = Disable; 1 = Enable.  This excludes the audio I/O traps. They are enabled at F3BAR+Memory Offset 18h.  Idle Timers: Globally enable all power management device idle timers: 0 = Disable; 1 = Enable.	when the system is powe x 8Dh). Detection of an onfiguration is non-stan- a SUSP#/SUSPA# hand dulation: BCh).
3	Video Speedup: Any video activity, as decoded from the serial connection (PSERIAL register, to processor disables clock throttling (via SUSP#/SUSPA# handshake) for a configurable duration with managed using CPU Suspend modulation. 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the Video Speedup Timer Count Register (F0 Index external VGA access (3Bx, 3, 3Dx and A000h-B7FFh) on the PCI bus is also supported. This codard, but it does allow the power management routines to support an external VGA chip.  IRQ Speedup: Any unmasked IRQ (per I/O Port 021h/0A1h) or SMI disables clock throttling (via shake) for a configurable duration when the system is power managed using CPU Suspend mod 0 = Disable; 1 = Enable.  The duration of the speedup is configured in the IRQ Speedup Timer Count Register (F0 Index at the second of the speedup II) of traps: 0 = Disable; 1 = Enable.  Traps: Globally enable all power management device I/O traps: 0 = Disable; 1 = Enable.  This excludes the audio I/O traps. They are enabled at F3BAR+Memory Offset 18h.  Idle Timers: Globally enable all power management device idle timers: 0 = Disable; 1 = Enable.  Note, disable at this level does not reload the timers on the enable. The timers are disabled at the	when the system is power x 8Dh). Detection of an onfiguration is non-stan- a SUSP#/SUSPA# hand dulation: BCh).

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description		
Index 81h	Power Management Enable Register 2 (R/W)	Reset Value = 00h	
7	<b>Video Access Idle Timer Enable:</b> Turn on Video Idle Timer Count Register (F0 Index A6h) and go the timer expires: 0 = Disable; 1 = Enable.	enerate an SMI when	
	If an access occurs in the video address range (sets bit 0 of the GXLV processor's PSERIAL Registreloaded with the programmed count.	ster) the timer is	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[7].		
6	<b>User Defined Device 3 (UDEF3) Idle Timer Enable:</b> Turn on UDEF3 Idle Timer Count Register (I generate an SMI when the timer expires: 0 = Disable; 1 = Enable.	,	
	If an access occurs in the programmed address range the timer is reloaded with the programmed of UDEF3 address programming is at F0 Index C8h (base address register) and CEh (control register)		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[6].		
5	<b>User Defined Device 2 (UDEF2) Idle Timer Enable:</b> Turn on UDEF2 Idle Timer Count Register (Ingenerate an SMI when the timer expires: 0 = Disable; 1 = Enable.	F0 Index A2h) and	
	If an access occurs in the programmed address range the timer is reloaded with the programmed of UDEF2 address programming is at F0 Index C4h (base address register) and CDh (control register)		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[5].		
4	<b>User Defined Device 1 (UDEF1) Idle Timer Enable:</b> Turn on UDEF1 Idle Timer Count Register (I generate an SMI when the timer expires: 0 = Disable; 1 = Enable.	F0 Index A0h) and	
	If an access occurs in the programmed address range the timer is reloaded with the programmed UDEF1 address programming is at F0 Index C0h (base address register) and CCh (control register)		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[4].		
3	<b>Keyboard/Mouse Idle Timer Enable:</b> Turn on Keyboard/Mouse Idle Timer Count Register (F0 Indian SMI when the timer expires: 0 = Disable; 1 = Enable.	lex 9Eh) and generate	
	If an access occurs in the address ranges (listed below) the timer is reloaded with the programmed Keyboard Controller: I/O Ports 060h/064h COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included) COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)	d count.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[3].		
2	Parallel/Serial Idle Timer Enable: Turn on Parallel/Serial Port Idle Timer Count Register (F0 Index SMI when the timer expires: 0 = Disable; 1 = Enable.	9Ch) and generate an	
	If an access occurs in the address ranges (listed below) the timer is reloaded with the programmed LPT1: I/O Port 378h-37Fh, 778h-77Ah LPT2: I/O Port 278h-27Fh, 678h-67Ah COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded) COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded) COM3: I/O Port 3E8h-3EFh COM4: I/O Port 2E8h-2EFh	d count.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[2].		
1	<b>Floppy Disk Idle Timer Enable:</b> Turn on Floppy Disk Idle Timer Count Register (F0 Index 9Ah) are when the timer expires: 0 = Disable; 1 = Enable.	nd generate an SMI	
	If an access occurs in the address ranges (listed below) the timer is reloaded with the programmed Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h, Secondary floppy disk: I/O Port 372h-375h, 377h	d count.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[1].		
0	<b>Primary Hard Disk Idle Timer Enable:</b> Turn on Primary Hard Disk Idle Timer Count Register (F0 generate an SMI when the timer expires: 0 = Disable; 1 = Enable.	Index 98h) and	
	If an access occurs in the address ranges selected in F0 Index 93h[5], the timer is reloaded with the	ne programmed count.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[0].		

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description
Index 82h	Power Management Enable Register 3 (R/W) Reset Value = 00h
7	Video Access Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the video address range (sets bit 0 of the GXLV processor's PSERIAL Register) an SMI is generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[7].
6	User Defined Device 3 (UDEF3) Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the programmed address range an SMI is generated. UDEF3 address programming is at F0 Index C8h (base address register) and CEh (control register).
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[4].
5	User Defined Device 2 (UDEF2) Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the programmed address range an SMI is generated. UDEF2 address programming is at F0 Index C4h (base address register) and CDh (control register).
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[3].
4	User Defined Device 1 (UDEF1) Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the programmed address range an SMI is generated. UDEF1 address programming is at F0 Index C0h (base address register), and CCh (control register).
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[2].
3	<b>Keyboard/Mouse Trap:</b> 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the address ranges (listed below) an SMI is generated. Keyboard Controller: I/O Ports 060h/064h COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included)
	COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[3].
2	Parallel/Serial Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the address ranges (listed below) an SMI is generated. LPT1: I/O Port 378h-37Fh, 778h-77Ah LPT2: I/O Port 278h-27Fh, 678h-67Ah
	COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded)
	COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded)
	COM3: I/O Port 3E8h-3EFh COM4: I/O Port 2E8h-2EFh
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[2].
1	Floppy Disk Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the address ranges (listed below) an SMI is generated. Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h, Secondary floppy disk: I/O Port 372h-375h, 377h
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[1].
0	Primary Hard Disk Trap: 0 = Disable; 1 = Enable.
	If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93h[5], an SMI is generated.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[0].

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description		
Index 83h	Power Management Enable Register 4 (R/W) Reset Value = 00h		
7	<b>Secondary Hard Disk Idle Timer Enable:</b> Turn on Secondary Hard Disk Idle Timer Count Register (F0 Index ACh) and generate an SMI when the timer expires: 0 = Disable; 1 = Enable.		
	If an access occurs in the address ranges selected in F0 Index 93h[4], the timer is reloaded with the programmed count.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[4].		
6	Secondary Hard Disk Trap: 0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs in the address ranges selected in F0 Index 93h[4], an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 86h/F6h[5].		
5	<b>ACPI Timer SMI:</b> Allow SMI generation for MSB toggles on the ACPI Timer (F1BAR+Memory Offset 1Ch or I/O Port 121Ch in Silicon Revision 1.3 and above): 0 = Disable; 1 = Enable.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[0].		
4	<b>Game Port Read SMI:</b> Allow SMI generation on reads to game port (I/O Port 200h and 201h): 0 = Disable; 1 = Enable.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 84h/8Fh[4].		
	For "Game Port Write SMI" see F0 Index 53h[3].		
3	VGA Timer Enable: Turn on VGA Timer and generate an SMI when the timer reaches 0: 0 = Disable; 1 = Enable		
	If an access occurs in the programmed address range the timer is reloaded with the programmed count. VGA Timer programming is at F0 Index 8Eh and F0 Index 8Bh[6]		
	SMI Status reporting is at F1BAR+Memory Offset 00h/02h[6] (only).		
2	Video Retrace Interrupt SMI: Allow SMI generation whenever video retrace occurs: 0 = Disable; 1 = Enable.		
	This information is decoded from the serial connection (PSERIAL register, bit 7) from the GXLV processor. This function is normally not used for power management but for softVGA routines.		
	SMI status reporting is at F1BAR+Memory Offset 00h/02h[5] (only).		
1	<b>General Purpose Timer 2 (GP Timer 2) Enable:</b> Turn on GP Timer 2 and generate an SMI when the timer expires: 0 = Disable; 1 = Enable.		
	This idle timer is reloaded from the assertion of GPIO7 (if programmed to do so). GP Timer 2 programming is at F0 Index 8Ah and 8Bh[5,3,2].		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[1].		
0	General Purpose Timer 1 (GP Timer 1) Enable: Turn on GP Timer 1 and generate an SMI when the timer expires: 0 = Disable; 1 = Enable.		
	This idle timer's load is multi-sourced and is reloaded any time an enabled event (F0 Index 89h[6:0]) occurs. GP Timer 1 programming is at F0 Index 88h and 8Bh[4].		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. Second level SMI status is reported at F1BAR+Memory Offset 04h/06h[0]		

Bit	Description
Index 84h	Second Level Power Management Status Mirror Register 1 (RO) Reset Value = 40h
7:5	Reserved
4	Game Port SMI Status (Read Only): SMI was caused by R/W access to game port (I/O Port 200h and 201h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	Game Port Read SMI generation enabling is at F0 Index 83h[4].  Game Port Write SMI generation enabling is at F0 Index 53h[3].
3	<b>GPIO7 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO7 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[3].
2	<b>GPIO5 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO5 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[2].
1	<b>GPIO4 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO4 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[1].
0	<b>GPIO3 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO3 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[0].
Notes:	Properly-configured means that the GPIO pin must be enabled: as a GPIO (if multiplexed pin), as an input, and to cause an SMI.
	This register provides status on various power management SMI events to the SMI handler. It is called a Mirror register since an identical register exists at F0 Index F4h. Reading this register does not clear the status, while reading its counterpart at F0 Index F4h does clear the status.

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description
Index 85h	Second Level Power Management Status Mirror Register 2 (RO) Reset Value = 00h
7	Video Idle Timer SMI Status (Read Only): SMI was caused by expiration of the Video Idle Timer Count Register (F0 Index A6h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[7].
6	User Defined Device 3 (UDEF3) Idle Timer SMI Status (Read Only): SMI was caused by expiration of the UDEF3 Idle Timer Count Register (F0 Index A4h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[6].
5	User Defined Device 2 (UDEF2) Idle Timer SMI Status (Read Only): SMI was caused by expiration of the UDEF2 Idle Timer Count Register (F0 Index A2h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[5].
4	User Defined Device 1 (UDEF1) Idle Timer SMI Status (Read Only): SMI was caused by expiration of the UDEF1 Idle Timer Count Register (F0 Index A0h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[4].
3	<b>Keyboard/Mouse Idle Timer SMI Status (Read Only):</b> SMI was caused by expiration of the Keyboard/Mouse Idle Timer Count Register (F0 Index 9Eh)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[3].
2	Parallel/Serial Idle Timer SMI Status (Read Only): SMI was caused by expiration of the Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[2].
1	Floppy Disk Idle Timer SMI Status (Read Only): SMI was caused by expiration of the Floppy Disk Idle Timer Count Register (F0 Index 9Ah)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 81h[1].
0	<b>Primary Hard Disk Idle Timer SMI Status (Read Only):</b> SMI was caused by expiration of the Primary Hard Disk Idle Timer Count Register (F0 Index 98h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[0].
the iden	register provides status on the Device Idle Timers to the SMI handler. A bit set here indicates that the device was idle for duration configured in the Idle Timer Count register for that device, causing an SMI. It is called a Mirror register since an tical register exists at F0 Index F5h. Reading this register does not clear the status, while reading its counterpart at F0 x F5h does clear the status.

## Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description
Index 86h	Second Level Power Management Status Mirror Register 3 (RO) Reset Value = 00h
7	Video Access Trap SMI Status (Read Only): SMI was caused by a trapped I/O access to the Video I/O Trap? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[7].
6	Reserved (Read Only)
5	Secondary Hard Disk Access Trap SMI Status (Read Only): SMI was caused by a trapped I/O access to the secondary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 83h[6].
4	Secondary Hard Disk Idle Timer SMI Status (Read Only): SMI was caused by expiration of Hard Disk Idle Timer Coun Register (F0 Index ACh)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 83h[7].
3	<b>Keyboard/Mouse Access Trap SMI Status (Read Only):</b> SMI was caused by a trapped I/O access to the keyboard or mouse? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[3].
2	Parallel/Serial Access Trap SMI Status (Read Only): SMI was caused by a trapped I/O access to either the serial or parallel ports? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[2].
1	Floppy Disk Access Trap SMI Status (Read Only): SMI was caused by a trapped I/O access to the floppy disk?  0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 82h[1].
0	Primary Hard Disk Access Trap SMI Status (Read Only): SMI was caused by a trapped I/O access to the primary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[0].
dev	s register provides status on the Device Traps to the SMI handler. A bit set here indicates that an access occurred to the ice while the trap was enabled, causing an SMI. It is called a Mirror register since an identical register exists at F0 Index of this register. Reading this register does not clear the status, while reading its counterpart at F0 Index F6h does clear the us.

www.national.com 162 Revision 4.1

Bit	Description	
Index 87h	Second Level Power Management Status Mirror Register 4 (RO) Reset Value = 00h	
7	<b>GPIO2 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO2 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[2].	
6	<b>GPIO1 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO1 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[1].	
5	<b>GPIO0 SMI Status (Read Only):</b> SMI was caused by transition on (properly-configured) GPIO0 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[0].	
4	<b>Lid Position (Read Only):</b> This bit maintains the current status of the lid position. If the GPIO6 pin is configured as the lid switch indicator, this bit reflects the state of the pin.	
3	<b>Lid Switch SMI Status (Read Only):</b> SMI was caused by a transition on the GPIO6 (lid switch) pin? 0 = No; 1 = Yes.	
	For this to happen, the GPIO6 pin must be configured both as an input (F0 Index 90h[6] = 0) and as the lid switch (F0 Index 92h[6] =1).	
2	Codec SDATA_IN SMI Status (Read Only): SMI was caused by AC97 codec producing a positive edge on SDATA_IN? 0 = No; 1 = Yes.	
	This is the second level of status is reporting. The top level status is reported at F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 80h[5].	
1	RTC Alarm (IRQ8) SMI Status (Read Only): SMI was caused by an RTC interrupt? 0 = No; 1 = Yes.	
	This SMI event can only occur while in 3V Suspend and RTC interrupt occurs.	
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].	
0	ACPI Timer SMI Status (Read Only): SMI was caused by an ACPI Timer MSB toggle? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[0].	
	SMI generation configuration is at F0 Index 83h[5].	
,	Properly-configured means that the GPIO pin must be enabled as a GPIO (if multiplexed pin), an input, and to cause an SMI.	
1	This register provides status on several miscellaneous power management events that generate SMIs, as well as the status of the Lid Switch. It is called a Mirror register since an identical register exists at F0 Index F7h. Reading this register	
(	does not clear the status, while reading its counterpart at F0 Index F7h does clear the status.	

Bit	Description	
Index 88h	General Purpose Timer 1 Count Register (R/W)	Reset Value = 00h
7:0	General Purpose Timer 1 Count: This field represents the load value for GP Timer 1. This value can represent eit 8-bit or 16-bit counter (selected in F0 Index 8Bh[4]). It is loaded into the counter when the timer is enabled (F0 Ind 83h[0] =1). Once enabled, an enabled event (configured in F0 Index 89h[6:0]) reloads the timer.  The counter is decremented with each clock of the configured timebase. Upon expiration of the counter, an SMI is ated and the top level SMI status is reported at F1BAR+Memory Offset 00h/02h[9]. The second level SMI status is reported at F1BAR+Memory Offset 04h/06h[0]).  Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a new count value he	
This counter's timebase can be configured as 1 msec or 1 sec at F0 Index 89h[7].		
Index 89h	General Purpose Timer 1 Control Register (R/W)	Reset Value = 00h
7	Timebase for General Purpose Timer 1: Selects timebase for GP Timer 1 (F0 Index 88h): 0 = 1 set	ec; 1 = 1 msec.
6	Re-trigger General Purpose Timer 1 on User Defined Device 3 (UDEF3) Activity: 0 = Disable; 1	= Enable.
	Any access to the configured (memory or I/O) address range for UDEF3 reloads GP Timer 1. UDEF programming is at F0 Index C8h (base address register) and CEh (control register).	3 address
5	Re-trigger General Purpose Timer 1 on User Defined Device 2 (UDEF2) Activity: 0 = Disable; 1	= Enable.
	Any access to the configured (memory or I/O) address range for UDEF2 reloads GP Timer 1. UDEF programming is at F0 Index C4h (base address register) and CDh (control register).	2 address
4	Re-trigger General Purpose Timer 1 on User Defined Device 1 (UDEF1) Activity: 0 = Disable; 1	= Enable.
	Any access to the configured (memory or I/O) address range for UDEF1 reloads GP Timer 1. UDEF programming is at F0 Index C0h (base address register) and CCh (control register)	1 address
3	Re-trigger General Purpose Timer 1 on Keyboard or Mouse Activity: 0 = Disable; 1 = Enable	
	Any access to the keyboard or mouse I/O address range (listed below) reloads GP Timer 1.  Keyboard Controller: I/O Ports 060h/064h  COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is included)  COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is included)	
2	Re-trigger General Purpose Timer 1 on Parallel/Serial Port Activity: 0 = Disable; 1 = Enable.	
	Any access to the parallel or serial port I/O address range (listed below) reloads the GP Timer 1. LPT1: I/O Port 378h-37Fh, 778h-77Ah  LPT2: I/O Port 278h-27Fh, 678h-67Ah  COM1: I/O Port 3F8h-3FFh (if F0 Index 93h[1:0] = 10 this range is excluded)  COM2: I/O Port 2F8h-2FFh (if F0 Index 93h[1:0] = 11 this range is excluded)  COM3: I/O Port 3E8h-3EFh  COM4: I/O Port 2E8h-2EFh	
1	Re-trigger General Purpose Timer 1 on Floppy Disk Activity: 0 = Disable; 1 = Enable.	
	Any access to the floppy disk drive address ranges (listed below) reloads GP Timer 1. Primary floppy disk: I/O Port 3F2h-3F5h, 3F7h Secondary floppy disk: I/O Port 372h-375h, 377h	
	The active floppy drive is configured via F0 Index 93h[7].	
0	<b>Re-trigger General Purpose Timer 1 on Primary Hard Disk Activity:</b> 0 = Disable; 1 = Enable.	
	Any access to the primary hard disk drive address range selected in F0 Index 93h[5] reloads GP Tir	ner 1.

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index 8Ah	General Purpose Timer 2 Count Register (R/W)	Reset Value = 00I
7:0	<b>General Purpose Timer 2 Count:</b> This field represents the load value for GP Timer 2. This value of 8-bit or 16-bit counter (configured in F0 Index 8Bh[5]). It is loaded into the counter when the timer 83h[1] = 1). Once the timer is enabled and a transition occurs on GPIO7, the timer is re-loaded.	•
	The counter is decremented with each clock of the configured timebase. Upon expiration of the coated and the top level of status is F1BAR+Memory Offset 00h/02h[9] and the second level of status F1BAR+Memory Offset 04h/06h[1]).	
	Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a ner For GPIO7 to act as the reload for this counter, it must be enabled as such (F0 Index 8Bh[2]) and input (F0 Index 90h[7]).	
	This counter's timebase can be configured as 1 msec or 1 sec in F0 Index 8Bh[3].	
Index 8Bh	General Purpose Timer 2 Control Register (R/W)	Reset Value = 00
7	Re-trigger General Purpose Timer 1 on Secondary Hard Disk Activity: 0 = Disable; 1 = Enable	е.
	Any access to the secondary hard disk drive address range selected in F0 Index 93h[4] reloads G	P Timer 1.
6	<b>VGA Timer Base:</b> Selects timebase for VGA Timer Register (F0 Index 8Eh): $0 = 1 \text{ ms}$ ; $1 = 32 \mu s$ .	
5	<b>General Purpose Timer 2 Shift:</b> GP Timer 2 is treated as an 8-bit or 16-bit timer: 0 = 8-bit; 1 = 10	S-bit.
	As an 8-bit timer, the count value is loaded into GP Timer 2 Count Register (F0 Index 8Ah).	
	As a 16-bit timer, the value loaded into GP Timer 2 Count Register is shifted left by eight bits, the lozero, and this 16-bit value is used as the count for GP Timer 2.	ower eight bits become
4	General Purpose Timer 1 Shift: GP Timer 1 is treated as an 8-bit or 16-bit timer: 0 = 8-bit; 1 = 16	6-bit.
	As an 8-bit timer, the count value is that loaded into GP Timer 1 Count Register (F0 Index 88h).	
	As a 16-bit timer, the value loaded into GP Timer 1 Count Register is shifted left by eight bit, the lozero, and this 16-bit value is used as the count for GP Timer 1.	wer eight bits become
3	Time Basis for General Purpose Timer 2: Selects timebase for GP Timer 2 (F0 Index 8Ah): 0 =	1 sec; 1 = 1 msec.
2	<b>Re-trigger General Purpose Timer 2 on GPIO7 Pin Transition:</b> A configured transition on the GPIO7 pin reloads GP Timer 2 (F0 Index 8Ah): 0 = Disable; 1 = Enable.	
	F0 Index 92h[7] selects whether a rising- or a falling-edge transition acts as a reload. For GPIO7 to work here, it must f be configured as an input (F0 Index 90h[7] = 0).	
1:0	Reserved: Set to 0.	
Index 8Ch	IRQ Speedup Timer Count Register (R/W)	Reset Value = 00
7:0	<b>IRQ Speedup Timer Count:</b> This field represents the load value for the IRQ speedup timer. It is to when Suspend Modulation is enabled (F0 Index 96h[0] = 1) and an INTR or an access to I/O Port 0 event occurs, the Suspend Modulation logic is inhibited, permitting full performance operation of the tion, no SMI is generated; the Suspend Modulation begins again. The IRQ speedup timer's timebased in the suspend Modulation begins again.	061h occurs. When the ne CPU. Upon expira-
	This speedup mechanism allows instantaneous response to system interrupts for full-speed interructs all value here would be 2 to 4 ms.	upt processing. A typi-
Index 8Dh	Video Speedup Timer Count Register (R/W)	Reset Value = 00
7:0	Video Speedup Timer Count: This field represents the load value for the Video speedup timer. It is loaded into the counter when Suspend Modulation is enabled (F0 Index 96h[0] = 1) and any access to the graphics controller occurs. When a video access occurs, the Suspend Modulation logic is inhibited, permitting full-performance operation of the CPU. Upon expiration, no SMI is generated; the Suspend Modulation begins again. The video speedup timer's timebase is 1 ms.	
	This speedup mechanism allows instantaneous response to video activity for full speed during vid tions. A typical value here would be 50 to 100 ms.	eo processing calcula
Index 8Eh	VGA Timer Count Register (R/W)	Reset Value = 00
7:0	VGA Timer Load Value: This field represents the load value for VGA Timer. It is loaded into the counter when the enabled (F0 Index 83h[3] = 1). The counter is decremented with each clock of the configured timebase (F0 Index Upon expiration of the counter, an SMI is generated and the status is reported in F1BAR+Memory Offset 00h/02 (only). Once expired, this counter must be re-initialized by either disabling and enabling it, or writing a new count here.	
	This counter's timebase is 1 ms.	

#### Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index 8Fh	Reserved	
Index 90h	GPIO Pin Direction Register 1 (R/W)	Reset Value = 00h
7	<b>GPIO7 Direction:</b> Selects if GPIO7 is an input or output: 0 = Input; 1 = Output.	
6	<b>GPIO6 Direction:</b> Selects if GPIO6 is an input or output: 0 = Input; 1 = Output.	
5	<b>GPIO5 Direction:</b> Selects if GPIO5 is an input or output: 0 = Input; 1 = Output.	
4	<b>GPIO4 Direction:</b> Selects if GPIO4 is an input or output: 0 = Input; 1 = Output.	
3	GPIO3 Direction: Selects if GPIO3 is an input or output: 0 = Input; 1 = Output.	
2	<b>GPIO2 Direction:</b> Selects if GPIO2 is an input or output: 0 = Input; 1 = Output.	
1	<b>GPIO1 Direction:</b> Selects if GPIO1 is an input or output: 0 = Input; 1 = Output.	
0	<b>GPIO0 Direction:</b> Selects if GPIO0 is an input or output: 0 = Input; 1 = Output.	
	eral of these pins have specific alternate functions. The direction configured here must be calternate function.	consistent with the pins' use as
Index 91h	GPIO Pin Data Register 1 (R/W)	Reset Value = 00h
7	GPIO7 Data: Reflects the level of GPIO7: 0 = Low; 1 = High.	
6	<b>GPIO6 Data:</b> Reflects the level of GPIO6: 0 = Low; 1 = High.	
5	GPIO5 Data: Reflects the level of GPIO5: 0 = Low; 1 = High.	
4	<b>GPIO4 Data:</b> Reflects the level of GPIO4: 0 = Low; 1 = High.	
3	GPIO3 Data: Reflects the level of GPIO3: 0 = Low; 1 = High.	
	<b>GPIO2 Data:</b> Reflects the level of GPIO2: 0 = Low; 1 = High.	
2	GPIO2 Data. Nellects the level of GPIO2. 0 = Low, 1 = night.	

**Note:** This register contains the direct values of GPIO[7:0] pins. Write operations are valid only for bits defined as output. Reads from this register read the last written value if the pin is an output. The pins are configured as inputs or outputs in F0 Index 90h.

**GPIO0 Data:** Reflects the level of GPIO0: 0 = Low; 1 = High.

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index 92h	GPIO Control Register 1 (R/W)	Reset Value = 00h
7	GPIO7 Edge Sense for Reload of General Purpose Timer 2: Selects which edge transition of GPIO7 causes GP Timer 2 to reload: 0 = Rising; 1 = Falling, (Note 2)	
6	GPIO6 Enabled as Lid Switch: Allow GPIO6 to act as the lid switch input: 0 = GPIO6; 1 = Lid swi	tch.
	When enabled, every transition of the GPIO6 pin causes the lid switch status to toggle and general	te an SMI.
	The top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 87h/F7h[3].	
	If GPIO6 is enabled as the lid switch, F0 Index 87h/F7h[4] reports the current status of the lid's pos	sition.
5	<b>GPIO2 Edge Sense for SMI:</b> Selects which edge transition of the GPIO2 pin generates an SMI: 0 = Rising; 1 = Falling.	
	Bit 2 must be set to enable this bit.	
4	<b>GPIO1 Edge Sense for SMI:</b> Selects which edge transition of the GPIO1 pin generates an SMI: 0 = Rising; 1 = Falling.	
	Bit 1 must be set to enable this bit.	
3	<b>GPIO0 Edge Sense for SMI:</b> Selects which edge transition of the GPIO0 pin generates an SMI: 0 = Rising; 1 = Falling.	
2	Bit 1 must be set to enable this bit.  Enable GPIO2 as an External SMI Source: Allow GPIO2 to be an external SMI source and gener.	ato an SMI on oithor
2	rising or falling edge transition (depends upon setting of bit 5): 0 = Disable; 1 = Enable (Note 3).  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].	ale an Sivil on either a
	Second level SMI status reporting is at F0 Index 87h/F7h[7].	
1	<b>Enable GPIO1 as an External SMI Source:</b> Allow GPIO1 to be an external SMI source and general rising- or falling-edge transition (depends upon setting of bit 4): 0 = Disable; 1 = Enable (Note 3).	ate an SMI on either a
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 87h/F7h[6].	
0	Enable GPIO0 as an External SMI Source: Allow GPIO0 to be an external SMI source and general	ate an SMI on either
	rising or falling edge transition (depends upon setting of bit 3): 0 = Disable; 1 = Enable (Note 3)  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].	
Notes: 1) F	Second level SMI status reporting is at F0 Index 87h/F7h[5].  or any of the above bits to function properly, the respective GPIO pin must be configured as an input	it (E0 Index 90h)
	PIO7 can generate an SMI (F0 Index 97h[3]) or re-trigger General Purpose Timer 2 (F0 Index 8Bh[	
	GPIO[2:0] are enabled as external SMI sources, they are the only GPIOs that can be used as SMI s	
	ystem from Suspend when the clocks are stopped.	
Index 93h	Miscellaneous Device Control Register (R/W)	Reset Value = 00
7	<b>Floppy Drive Port Select:</b> All system resources used to power manage the floppy drive use the property addresses for decode: 0 = Secondary; 1 = Primary.	rimary or secondary
6	Reserved: This bit must always be set to 1.	
5	<b>Partial Primary Hard Disk Decode:</b> This bit is used to restrict the addresses which are decoded accesses.	as primary hard disk
	0 = Power management monitors all reads and writes I/O Port 1F0h-1F7h, 3F6h-3F7h (excludes w 1 = Power management monitors only writes to I/O Port 1F6h and 1F7h	rites to 3F7h)
4	<b>Partial Secondary Hard Disk Decode:</b> This bit is used to restrict the addresses which are decode Disk accesses.	ed as secondary hard
	0 = Power management monitors all reads and writes I/O Port 170h-177h, 376h-377h (excludes with 1 = Power management monitors only writes to I/O Port 176h and 177h	rites to 377h)
3:2	Reserved: Set to 0.	
1	Mouse on Serial Enable: Mouse is present on a Serial Port: 0 = No; 1 = Yes. (Note)	
0	<b>Mouse Port Select:</b> Selects which serial port the mouse is attached to: 0 = COM1; 1 = COM2. (No	•
mon	1 and 0 - If a mouse is attached to a serial port (bit $1 = 1$ ), that port is removed from the serial deviction serial port access for power management purposes and added to the keyboard/mouse decode. Duse, along with the keyboard, is considered an input device and is used only to determine when to	This is done because
	se bits determine the decode used for the Keyboard/Mouse Idle Timer Count Register (F0 Index 9EI erial Port Idle Timer Count Register (F0 Index 9Ch).	n) as well as the Para

Bit	Description		
Index 94h	Suspend Modulation OFF Count Register (R/W)	Reset Value = 00h	
7:0	Suspend Signal Deasserted Count: This 8-bit counter represents the number of 32 µs interval pin will be deasserted to the GXLV processor. This counter, together with the Suspend Modulation Index 95h), perform the Suspend Modulation function for CPU power management. The ratio of up an effective (emulated) clock frequency, allowing the power manager to reduce CPU power or This counter is prematurely reset if an enabled speedup event occurs. The speedup events are I speedups.	n ON Count Register (F0 the on-to-off count sets onsumption.	
Index 95h	Suspend Modulation ON Count Register (R/W)	Reset Value = 00h	
7:0 Suspend Signal Asserted Count: This 8-bit counter represents the number of 32 µs intervals that the SU asserted. This counter, together with the Suspend Modulation OFF Count Register (F0 Index 94h), perform Modulation function for CPU power management. The ratio of the on-to-off count sets up an effective (emu frequency, allowing the power manager to reduce CPU power consumption.  This counter is prematurely reset if an enabled speedup event occurs. The speedup events are IRQ speedup.		n), perform the Suspend ctive (emulated) clock	
	speedups.		
Index 96h	Suspend Configuration Register (R/W)	Reset Value = 00h	
7:3	Reserved: Set to 0.		
2	Suspend Mode Configuration: "Special 3 Volt Suspend" mode to support powering down a GXLV processor during Suspend: 0 = Disable; 1 = Enable.		
1	SMI Speedup Configuration: Selects how Suspend Modulation function reacts when an SMI or	ccurs:	
	0 = Use the IRQ Speedup Timer Count Register (F0 Index 8Ch) to temporarily disable Suspend Noccurs.	Modulation when an SMI	
	1 = Disable Suspend Modulation when an SMI occurs until a read to the SMI Speedup Disable Re Offset 08h).	gister (F1BAR+Memory	
	The purpose of this bit is to disable Suspend Modulation while the CPU is in the System Manager technology and Power Management operations occur at full speed. Two methods for accomplishing the SMI into the IRQ Speedup Timer Count Register (F0 Index 8Ch), or to have the SMI disable Sthe SMI handler reads the SMI Speedup Disable Register (F1BAR+Memory Offset 08h). The latter method. The IRQ speedup method is provided for software compatibility with earlier revisions of the offset of the Suspend Modulation feature is disabled (bit $0=0$ ).	ng this are either to map suspend Modulation until ter is the preferred	
0	Suspend Modulation Feature Enable: Suspend Modulation feature: 0 = Disable; 1 = Enable.		
	When enabled, the SUSP# pin will be asserted and deasserted for the durations programmed in Suspend Modulation OFF/ON Count Registers (F0 Index 94h/95h).	the	

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index 97h	GPIO Control Register 2 (R/W)	Reset Value = 00h
7	<b>GPIO7 Edge Sense for SMI:</b> Selects which edge transition of the GPIO7 pin generates an SMI 0 = Rising; 1 = Falling.	:
	Bit 3 must be set to enable this bit.	
6	<b>GPIO5 Edge Sense for SMI:</b> Selects which edge transition of the GPIO5 pin generates an SMI $0 = \text{Rising}$ ; $1 = \text{Falling}$ .	•
	Bit 2 must be set to enable this bit.	
5	<b>GPIO4 Edge Sense for SMI:</b> Selects which edge transition of the GPIO4 pin generates an SMI 0 = Rising; 1 = Falling.	:
	Bit 1 must be set to enable this bit.	
4	<b>GPIO3 Edge Sense for SMI:</b> Selects which edge transition of the GPIO3 pin will cause an exter 0 = Rising; 1 = Falling.  Bit 0 must be set to enable this bit.	rnal SMI:
3	<b>Enable GPIO7 as an External SMI Source:</b> Allow GPIO7 to be an external SMI source and to go a rising or falling edge transition (depends upon setting of bit 7): 0 = Disable; 1 = Enable.	enerate an SMI on either
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 84h/F4h[3].	
2	<b>Enable GPIO5 as an External SMI Source:</b> Allow GPIO5 to be an external SMI source and to go a rising or falling edge transition (depends upon setting of bit 6): 0 = Disable; 1 = Enable.	enerate an SMI on either
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 84h/F4h[2].	
1	<b>Enable GPIO4 as an External SMI Source:</b> Allow GPIO4 to be an external SMI source and to go a rising- or falling-edge transition (depends upon setting of bit 5): 0 = Disable; 1 = Enable.	enerate an SMI on either
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 84h/F4h[1].	
0	<b>Enable GPIO3 as an External SMI Source:</b> Allow GPIO3 to be an external SMI source and to go a rising or falling edge transition (depends upon setting of bit 4) 0 = Disable; 1 = Enable.	enerate an SMI on either
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status reporting is at F0 Index 84h/F4h[0].	
Note: For	any of the above bits to function properly, the respective GPIO pin must be configured as an inpu	t (F0 Index 90h).
Index 98h-	99h Primary Hard Disk Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	<b>Primary Hard Disk Idle Timer Count:</b> This idle timer is used to determine when the primary hat that it can be powered down. The 16-bit value programmed here represents the period of primary which the system is alerted via an SMI. The timer is automatically reloaded with the count value occurs to the configured primary hard disk's data port (configured in F0 Index 93h[5]). The count base.	hard disk inactivity after whenever an access
	To enable this timer set F0 Index 81h[0] = 1.	
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported at F0 Index 85h/F5h[0].	
Index 9Ah	9Bh Floppy Disk Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	<b>Floppy Disk Idle Timer Count:</b> This idle timer is used to determine when the floppy disk drive is be powered down. The 16-bit value programmed here represents the period of floppy disk drive system is alerted via an SMI. The timer is automatically reloaded with the count value whenever configured floppy drive's data port (I/O Port 3F5h or 375h). The counter uses a 1 second timeba	inactivity after which the an access occurs to the
	To enable this timer set F0 Index 81h[1] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[1].	

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index 9Ch	n-9Dh Parallel / Serial Idle Timer Count Register (R/W)	Reset Value = 0000h
15:0	Parallel / Serial Idle Timer Count: This idle timer is used to determine when the paraso that the ports can be power managed. The 16-bit value programmed here represer ports after which the system is alerted via an SMI. The timer is automatically reloaded access occurs to the parallel (LPT) or serial (COM) I/O address spaces. If the mouse is in not considered here. The counter uses a 1 second timebase.  To enable this timer set F0 Index 81h[2] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[2].	nts the period of inactivity for these I with the count value whenever ar
Index 9Eh	1-9Fh Keyboard / Mouse Idle Timer Count Register (R/W)	Reset Value = 00001
15:0	Keyboard / Mouse Idle Timer Count: This idle timer determines when the keyboard the LCD screen can be blanked. The 16-bit value programmed here represents the period after which the system is alerted via an SMI. The timer is automatically reloaded with access occurs to either the keyboard or mouse I/O address spaces, including the mouse amouse is enabled on a serial port. The counter uses a 1 second timebase.  To enable this timer set F0 Index 81h[3] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[3].	eriod of inactivity for these ports the count value whenever an
Index A0h	n-A1h User Defined Device 1 Idle Timer Count Register (R/W)	Reset Value = 0000
15:0	User Defined Device 1 (UDEF1) Idle Timer Count: This idle timer determines when not in use so that it can be power managed. The 16-bit value programmed here repres device after which the system is alerted via an SMI. The timer is automatically reloaded access occurs to memory or I/O address space configured in F0 Index C0h (base add (control register). The counter uses a 1 second timebase.  To enable this timer set F0 Index 81h[4] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[4].	sents the period of inactivity for this d with the count value whenever ar
Index A2h	1-A3h User Defined Device 2 Idle Timer Count Register (R/W)	Reset Value = 0000
15:0	User Defined Device 2 (UDEF2) Idle Timer Count: This idle timer determines when not in use so that it can be power managed. The 16-bit value programmed here repres device after which the system is alerted via an SMI. The timer is automatically reloaded access occurs to memory or I/O address space configured in the F0 Index C4h (base a (control register). The counter uses a 1 second timebase.  To enable this timer set F0 Index 81h[5] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 85h/F5h[5].	sents the period of inactivity for this d with the count value whenever a
Index A4h	n-A5h User Defined Device 3 Idle Timer Count Register (R/W)	Reset Value = 0000
15:0	User Defined Device 3 (UDEF3) Idle Timer Count: This idle timer determines when not in use so that it can be power managed. The 16-bit value programmed here repres device after which the system is alerted via an SMI. The timer is automatically reloaded access occurs to memory or I/O address space configured in the UDEF3 Base Addre UDEF3 Control Register (F0 Index CEh). The counter uses a 1 second timebase. To enable this timer set F0 Index 81h[6] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].	sents the period of inactivity for this d with the count value whenever ar

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description				
Index A6h-	A7h Video Idle Timer Count Register (R/W) Reset Value = 0000h				
15:0	Video Idle Timer Count: This idle timer determines when the graphics subsystem has been Suspend-determination algorithm. The 16-bit value programmed here represents the period the system is alerted via an SMI. The count in this timer is automatically reset whenever an controller space. The counter uses a 1 second timebase.	I of video inactivity after which			
	In a GXLV processor based system the graphics controller is embedded in the CPU, so vide the CS5530 via the serial connection (PSERIAL register, bit 0) from the processor. The CS5 standard VGA space on PCI (3Bxh, 3h, 3Dxh and A000h-B7FFh) in the event an external VTO enable this timer set F0 Index 81h[7] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].	5530 also detects accesses to			
Index A8h-	Second level SMI status is reported at F0 Index 85h/F5h[7].  A9h Video Overflow Count Register (R/W)	Reset Value = 0000h			
15:0					
Index AAh	ABh Reserved				
Index ACh	ADh Secondary Hard Disk Idle Timer Count Register (R/W)	Reset Value = 0000h			
15:0	Secondary Hard Disk Idle Timer Count: This idle timer is used to determine when the secso that it can be powered down. The 16-bit value programmed here represents the period of ity after which the system is alerted via an SMI. The timer is automatically reloaded with the access occurs to the configured secondary hard disk's data port (configured in F0 Index 93 second timebase.  To enable this timer set F0 Index 83h[7] = 1.  Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0].  Second level SMI status is reported at F0 Index 86h/F6h[4].	of secondary hard disk inactiv- e count value whenever an			
Index AEh	CPU Suspend Command Register (WO)	Reset Value = 00h			
7:0	Software CPU Suspend Command (Write Only): If bit 0 in the Clock Stop Control Regist = 0), a write to this register causes a SUSP#/SUSPA# handshake with the CPU, placing the The data written is irrelevant. Once in this state, any unmasked IRQ or SMI releases the Condition.	e CPU in a low-power state.			
	If F0 Index BCh[0] = 1, writing to this register invokes a full system Suspend. In this case, the after the SUSP#/SUSPA# halt. Upon a Resume event (see Note), the PLL delay programm invoked, allowing the clock chip and CPU PLL to stabilize before deasserting the SUSP# pi	ed in the F0 Index BCh[7:4] is			
	Note: If the clocks are stopped the external IRQ4 and IRQ3 pins, when enabled (F3BAR+ the only IRQ pins that can be used as a Resume event. If GPIO2, GPIO1, and GPIO SMI source (F0 Index 92h[2:0]), they too can be used as a Resume event. No other wake-up the system from Suspend when the clocks are stopped. As long as the 32 internal SMI events are also Resume events.	00 are enabled as an external CS5530 pins can be used to			
Index AFh	Suspend Notebook Command Register (WO)	Reset Value = 00h			
7:0	Software CPU Stop Clock Suspend (Write Only): A write to this register causes a SUSP# CPU, placing the CPU in a low-power state. Following this handshake, the SUSP_3V pin is is intended to be used to stop all system clocks.  Upon a Resume event (see note), the SUSP_3V pin is deasserted. After a slight delay, the City signal. Once the clocks are stable, the processor deasserts SUSPA# and system operation.  Note: If the clocks are stopped the external IRQ4 and IRQ3 pins, when enabled (F3BAR+ the only IRQ pins that can be used as a Resume event. If GPIO2, GPIO1, and GPIO3.	asserted. The SUSP_3V pin CS5530 deasserts the SUSP# resumes. Memory Offset 1Ah[4:3]), are 00 are enabled as an external			
	SMI source (F0 Index 92h[2:0]), they too can be used as a Resume event. No other	CS5530 pins can be used to			
	wake-up the system from Suspend when the clocks are stopped.				

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description	
Index B4h	Floppy Port 3F2h Shadow Register (RO)	Reset Value = xxl
7:0	Floppy Port 3F2h Shadow (Read Only): Last written value of I/O Port 3F2h. Required for su ON/OFF and Zero Volt Suspend/Resume coherency.  This register is a copy of an I/O register which cannot safely be directly read. Value in register	
	the register is a copy of an i/O register which carmot safety be directly read. Value in register the register is being read. It is provided here to assist in a Save-to-Disk operation.	is not deterministic of wher
Index B5h	Floppy Port 3F7h Shadow Register (RO)	Reset Value = xxl
7:0	Floppy Port 3F7h Shadow (Read Only): Last written value of I/O Port 3F7h. Required for su ON/OFF and Zero Volt Suspend/Resume coherency.	ipport of FDC power
	This register is a copy of an I/O register which cannot safely be directly read. Value in register the register is being read. It is provided here to assist in a Save-to-Disk operation.	is not deterministic of wher
Index B6h	Floppy Port 1F2h Shadow Register (RO)	Reset Value = xx
7:0	Floppy Port 1F2h Shadow (Read Only): Last written value of I/O Port 1F2h. Required for su ON/OFF and Zero Volt Suspend/Resume coherency.	ipport of FDC power
	This register is a copy of an I/O register which cannot safely be directly read. Value in register the register is being read. It is provided here to assist in a Save-to-Disk operation.	is not deterministic of wher
Index B7h	Floppy Port 1F7h Shadow Register (RO)	Reset Value = xxl
7:0	Floppy Port 1F7h Shadow (Read Only): Last written value of I/O Port 1F7h. Required for su ON/OFF and Zero Volt Suspend/Resume coherency.	ipport of FDC power
	This register is a copy of an I/O register which cannot safely be directly read. Value in register the register is being read. It is provided here to assist in a Save-to-Disk operation.	is not deterministic of wher
Index B8h	DMA Shadow Register (RO)	Reset Value = xx
	to that location.  The read sequence for this register is:  1. DMA Channel 0 Mode Register  2. DMA Channel 1 Mode Register  3. DMA Channel 2 Mode Register  4. DMA Channel 3 Mode Register  5. DMA Channel 4 Mode Register  6. DMA Channel 5 Mode Register  7. DMA Channel 6 Mode Register  8. DMA Channel 7 Mode Register  9. DMA Channel Mask Register (bit 0 is channel 0 mask, etc.)  10. DMA Busy Register (bit 0 or 1 means a DMA occurred within last 1ms, all other bits are 0	)
Index B9h	PIC Shadow Register (RO)	Reset Value = xx
7:0	PIC Shadow (Read Only): This 8-bit port sequences through the following list of shadowed P troller registers. At power on, a pointer starts at the first register in the list and consecutively rit. A write to this register resets the read sequence to the first register. Each shadow register in last data written to that location.  The read sequence for this register is:  1. PIC1 ICW1  2. PIC1 ICW2  3. PIC1 ICW3  4. PIC1 ICW4 - Bits [7:5] of ICW4 are always 0  5. PIC1 OCW2 - Bits [6:3] of OCW2 are always 0 (Note)  6. PIC1 OCW3 - Bits [7, 4] are 0 and bit [6, 3] are 1  7. PIC2 ICW1  8. PIC2 ICW2  9. PIC2 ICW3  10. PIC2 ICW4 - Bits [7:5] of ICW4 are always 0	eads incrementally through

12. PIC2 OCW3 - Bits [7, 4] are 0 and bit [6, 3] are 1

value, then with the shadow register value ORed with C0h.

Note: To restore OCW2 to shadow register value, write the appropriate address twice. First with the shadow register

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description			
Index BAh		PIT Shadow Registe	r (RO)	Reset Value = xxh
7:0	registers. At power on, a write to this register reset data written to that locatic The read sequence for th 1. Counter 0 LSB (least s 2. Counter 0 MSB 3. Counter 1 LSB 4. Counter 1 MSB 5. Counter 2 LSB 6. Counter 2 MSB	pointer starts at the first register in the sthe read sequence to the first registon.  is register is:  significant byte)	e list and consecutive	adowed Programmable Interval Timer ely reads to increment through it. A ster in the sequence contains the last
	<ol> <li>Counter 0 Command V</li> <li>Counter 1 Command V</li> </ol>			
	9. Counter 2 Command V			
	Note: The LSB/MSB of t	the count is the Counter base value,	not the current value.	
	Bits [7:6] of the co	ommand words are not used.		
ndex BBh		RTC Index Shadow Reg		Reset Value = xxh
7:0	register (I/O Port 070h).	ad Only): The RTC Shadow register	contains the last writte	en value of the RTC Index
ndex BCh		Clock Stop Control Regi	ster (R/W)	Reset Value = 00h
7:4	SUSP# pin is deasserted	med value in this field sets the delay to the CPU. This delay is designed to is only invoked if the STP_CLK bit (b	allow the clock chip a	r a break event occurs before the and CPU PLL to stabilize before start
	The four-bit field allows v			4400 40
	0000 = 0  ms 0001 = 1  ms		1000 = 8 ms 1001 = 9 ms	1100 = 12 ms 1101 = 13 ms
	0010 = 2  ms	0110 = 6 ms	1010 = 10 ms	1110 = 14 ms
	0011 = 3 ms	0111 = 7 ms	1011 = 11 ms	1111 = 15 ms
3:1 0	Reserved: Set to 0.	umal CLICD#/ CLICDA# bandabalca. 1	Full avatam Cuana	nd .
Note: This appr	register configures the CS opriate conditions, stopping	ormal SUSP#/ SUSPA# handshake; 1 S5530 to support a 3 Volt Suspend. Song the system clocks. A delay of 0 to abilize when an event Resumes the s	Setting bit 0 causes the 15 ms is programmable	
A w	rite to the CPU Suspend (	Command Register (F0 Index AEh) w	ith bit 0 written as:	
		shake occurs. The CPU is put into a I nt occurs, it releases the CPU halt co		he system clocks are not stopped.
а	nd system clocks are stop		SUSP_3V pin will de	ing a full system Suspend (both CPU assert, the PLL delay programmed in deasserting the SUSP# pin.
ndex BDh	·BFh	Reserved		
ndex C0h-	C3h	User Defined Device 1 Base Addr	ress Register (R/W)	Reset Value = 00000000h
31:0	timer resources) for a PC		e system. The value w	rts power management (trap and idle rritten is used as the address compar igured in F0 Index CCh).
ndex C4h-	C7h	User Defined Device 2 Base Addr	ress Register (R/W)	Reset Value = 00000000h
31:0	timer resources) for a PC		e system. The value w	rts power management (trap and idle rritten is used as the address compar igured in F0 Index CDh).
Index C8h-	CBh	User Defined Device 3 Base Addr	ess Register (R/W)	Reset Value = 00000000h
31:0	timer resources) for a PC		e system. The value w	rts power management (trap and idle vritten is used as the address compar

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description		
Index CCh		User Defined Device 1 Control Register (R/W)	Reset Value = 00h
7	Memory or I/O Ma	apped: User Defined Device 1 is: 0 = I/O; 1 = Memory.	
6:0	Mask:		
	If bit $7 = 0 (I/O)$ :		
	Bit 6	0 = Disable write cycle tracking	
	Bit 5	<ul><li>1 = Enable write cycle tracking</li><li>0 = Disable read cycle tracking</li></ul>	
	Dit 0	1 = Enable read cycle tracking	
	Bits 4:0	Mask for address bits A[4:0]	
	If bit $7 = 1 (M/IO)$ :		
	Bits 6:0	Mask for address memory bits A[15:9] (512 bytes min. and 64 KB ma	x.) and A[8:0] are ignored.
	Note: A "1" in a m	ask bit means that the address bit is ignored for comparison.	
ndex CDh		User Defined Device 2 Control Register (R/W)	Reset Value = 00
7	Memory or I/O Ma	apped: User Defined Device 2 is: 0 = I/O; 1 = Memory.	
6:0	Mask:		
	If bit $7 = 0 (I/O)$ :		
	Bit 6	0 = Disable write cycle tracking	
	D:+ E	1 = Enable write cycle tracking	
	Bit 5	0 = Disable read cycle tracking 1 = Enable read cycle tracking	
	Bits 4:0	Mask for address bits A[4:0]	
	If bit $7 = 1  (M/IO)$ :		
	Bits 6:0	Mask for address memory bits A[15:9] (512 bytes min. and 64 KB ma	x.) and A[8:0] are ignored.
	Note: A "1" in a m	nask bit means that the address bit is ignored for comparison.	
ndex CEh		User Defined Device 3 Control Register (R/W)	Reset Value = 00
7	Memory or I/O Ma	apped: User Defined Device 3 is: 0 = I/O; 1 = Memory.	
6:0	Mask:		
	If bit $7 = 0 (I/O)$ :		
	Bit 6	0 = Disable write cycle tracking	
	Bit 5	1 = Enable write cycle tracking 0 = Disable read cycle tracking	
	Dit 3	1 = Enable read cycle tracking	
	Bits 4:0	Mask for address bits A[4:0]	
	If bit $7 = 1 (M/IO)$ :		
	Bits 6:0	Mask for address memory bits A[15:9] (512 bytes min. and 64 KB ma	x.) and A[8:0] are ignored.
	Note: A "1" in a m	ask bit means that the address bit is ignored for comparison.	
ndex CFh		Reserved	
ndex D0h		Software SMI Register (WO)	Reset Value = 00I
7:0	•	<b>ite Only):</b> A write to this location generates an SMI. The data written is SMM via normal bus access instructions.	irrelevant. This register allows
ndex D1h-	EBh	Reserved	
ndex ECh		Timer Test Register (R/W)	Reset Value = 001
7.0	<b>Timer Test Value:</b> The Timer Test Register is intended only for test and debug purposes. It is not intended for setting operational timebases.		
7:0	operational timeba	ses	

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description
Index F4h	Second Level Power Management Status Register 1 (RC) Reset Value = 84
7:5	Reserved
4	Game Port SMI Status (Read to Clear): SMI was caused by a R/W access to game port (I/O Port 200h and 201h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	Game Port Read SMI generation enabling is at F0 Index 83h[4].  Game Port Write SMI generation enabling is at F0 Index 53h[3].
3	<b>GPIO7 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO7 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[3].
2	<b>GPIO5 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO5 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 97h[2].
1	<b>GPIO4 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO4 pin? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 97h[1].
0	GPIO3 SMI Status (Read to Clear): SMI was caused by transition on (properly-configured) GPIO3 pin?  0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 97h[0].
Note: Pro	perly-configured means that the GPIO pin must be enabled as a GPIO, an input, and to cause an SMI.
This	s register provides status on various power-management SMI events. Reading this register clears the SMI status bits. A

read-only (mirror) version of this register exists at F0 Index 84h.

Bit	Description
Index F5h	Second Level Power Management Status Register 2 (RC) Reset Value = 00h
7	Video Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Video Idle Timer Count Register (F0 Index A6h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[7].
6	User Defined Device 3 (UDEF3) Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the UDEF3 Idle Timer Count Register (F0 Index A4h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[6].
5	User Defined Device 2 (UDEF2) Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the UDEF2 Idle Timer Count Register (F0 Index A2h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[5].
4	<b>User Defined Device 1 (UDEF1) Idle Timer SMI Status (Read to Clear):</b> SMI was caused by expiration of the UDEF1 Idle Timer Count Register (F0 Index A0h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 81h[4].
3	<b>Keyboard/Mouse Idle Timer SMI Status (Read to Clear):</b> SMI was caused by expiration of the Keyboard/Mouse Idle Timer Count Register (F0 Index 9Eh)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 81h[3].
2	Parallel/Serial Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Parallel/Serial Port Idle Timer Count Register (F0 Index 9Ch)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[2].
1	Floppy Disk Idle Timer SMI Status (Read to Clear): SMI was caused by expiration of the Floppy Disk Idle Timer Count Register (F0 Index 9Ah)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[1].
0	<b>Primary Hard Disk Idle Timer SMI Status (Read to Clear):</b> SMI was caused by expiration of the Primary Hard Disk Idle Timer Count Register (F0 Index 98h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 81h[0].
the stat	register provides status on the Device Idle Timers to the SMI handler. A bit set here indicates that the device was idle for duration configured in the Idle Timer Count register for that device, causing an SMI. Reading this register clears the SMI us bits. A read-only (mirror) version of this register exists at F0 Index 85h. If the value of the register must be read without ring the SMI source (and consequently deasserting SMI), F0 Index 85h may be read instead.

Table 4-14. F0 Index xxh: PCI Header and Bridge Configuration Registers (Continued)

Bit	Description
Index F6h	Second Level Power Management Status Register 3 (RC) Reset Value = 00h
7 <b>Video Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the Vic 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[7].
6	Reserved (Read Only)
5	<b>Secondary Hard Disk Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the secondary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 83h[6].
4	<b>Secondary Hard Disk Idle Timer SMI Status (Read to Clear):</b> SMI was caused by expiration of the Hard Disk Idle Timer Count Register (F0 Index ACh)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 83h[7].
3	<b>Keyboard/Mouse Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the keyboard or mouse? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[3].
2	<b>Parallel/Serial Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to either the serial or parallel ports? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[2].
1	Floppy Disk Access Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the floppy disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[1].
0	<b>Primary Hard Disk Access Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the primary hard disk? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].
	SMI generation enabling is at F0 Index 82h[0].
dev sion	register provides status on the Device Traps to the SMI handler. A bit set here indicates that an access occurred to the ce while the trap was enabled, causing an SMI. Reading this register clears the SMI status bits. A read-only (mirror) verof this register exists at F0 Index 86h. If the value of the register must be read without clearing the SMI source (and conjunctly deasserting SMI), F0 Index 86h may be read instead.

Bit	Description	
Index F7h	Second Level Power Management Status Register 4 (RO/RC) Reset Value =	00h
7	<b>GPIO2 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO2 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[2].	
6	<b>GPIO1 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO1 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[1].	
5	<b>GPIO0 SMI Status (Read to Clear):</b> SMI was caused by transition on (properly-configured) GPIO0 pin? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 92h[0].	
4	<b>Lid Position (Read Only):</b> This bit maintains the current status of the lid position. If the GPIO6 pin is configured as the switch indicator, this bit reflects the state of the pin.	e lic
3	Lid Switch SMI Status (Read to Clear): SMI was caused by a transition on the GPIO6 (lid switch) pin? 0 = No; 1 = Yes.	
	For this to happen, the GPIO6 pin must be configured both as an input (F0 Index 90h[6] = 0) and as the lid switch (F0 Index 92h[6] = 1).	)
2	Codec SDATA_IN SMI Status (Read to Clear): SMI was caused by an AC97 codec producing a positive edge on SDATA_IN? 0 = No; 1 = Yes.	
	This is the second level of status is reporting. The top level status is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation enabling is at F0 Index 80h[5].	
1	RTC Alarm (IRQ8) SMI Status (Read to Clear): SMI was caused by an RTC interrupt? 0 = No; 1 = Yes.  This SMI event can only occur while in 3V Suspend and RTC interrupt occurs.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0].	
0	ACPI Timer SMI Status (Read to Clear): SMI was caused by an ACPI Timer MSB toggle? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[0]. SMI generation configuration is at F0 Index 83h[5].	
Note: Pro	perly-configured means that the GPIO pin must be enabled as a GPIO, an input, and to cause an SMI.	
This the	s register provides status on several miscellaneous power management events that generate SMIs, as well as the statu Lid Switch. Reading this register clears the SMI status bits. A read-only (mirror) version of this register exists at Index 87h.	s of
Index F8h-	-FFh Reserved	

#### 4.3.2 SMI Status and ACPI Timer Registers - Function 1

The register space for the SMI status and ACPI Timer registers is divided into two sections. The first section is used to configure the PCI portion of this support hardware. A Base Address Register at F1 Index 10h (F1BAR) points to the base address of where the second portion of the register space is located. This second section contains the SMI status and ACPI timer support registers.

**Note:** In Silicon Revision 1.3 and above the ACPI Timer Count Register is accessible through I/O Port 121Ch.

Table 4-15 shows the PCI header registers of F1. The memory mapped registers accessed through F1BAR are shown in Table 4-16.

Table 4-15. F1 Index xxh: PCI Header Registers for SMI Status and ACPI Timer

Bit	Description	
Index 00h-	Oth Vendor Identification Register (RO)	Reset Value = 1078h
Index 02h-	Device Identification Register (RO)	Reset Value = 0101h
Index 04h-	95h PCI Command Register (R/W)	Reset Value = 0000h
15:2	Reserved (Read Only)	
1	<b>Memory Space:</b> Allow CS5530 to respond to memory cycles from the PCI bus: 0 = Disal This bit must be enabled to access memory offsets through F1BAR (F1 Index 10h).	ole; 1 = Enable.
0	Reserved (Read Only)	
Index 06h-	97h PCI Status Register (RO)	Reset Value = 0280h
Index 08h	Device Revision ID Register (RO)	Reset Value = 00h
Index 09h-	DBh PCI Class Code Register (RO)	Reset Value = 068000h
Index 0Ch	PCI Cache Line Size Register (RO)	Reset Value = 00h
Index 0Dh	PCI Latency Timer Register (RO)	Reset Value = 00h
Index 0Eh	PCI Header Type (RO)	Reset Value = 00h
Index 0Fh	PCI BIST Register (RO)	Reset Value = 00h
Index 10h-	3h Base Address Register — F1BAR (R/W)	Reset Value = 00000000h
This register sets the base address of the memory mapped SMI status and ACPI timer related registers. Bits [7:0] are read onlindicating a 256 byte memory address range. Refer to Table 4-16 for the SMI status and ACPI timer registers bit formats and rules. The upper 16 bytes are always mapped to the ACPI timer, and are always memory mapped.  Note: In Silicon Revision 1.3 and above the ACPI Timer Count Register is accessible through I/O Port 121Ch.		gisters bit formats and reset val-
31:8	SMI Status/Power Management Base Address	

0.10	
7:0	Address Range (Read Only)
Index 14h-	FFh Reserved

## Table 4-16. F1BAR+Memory Offset xxh: SMI Status and ACPI Timer Registers

Bit	Description
Offset 00I	h-01h Top Level SMI Status Mirror Register (RO) Reset Value = 000
15	Suspend Modulation Enable Mirror (Read Only): This bit mirrors the Suspend Mode Configuration bit (F0 Index 96h[0]). It is used by the SMI handler to determine if the SMI Speedup Disable Register (F1BAR+Memory Offset 08h) must be cleared on exit.
14	SMI Source is USB (Read Only): SMI was caused by USB activity? 0 = No; 1 = Yes.
	SMI generation is configured in F0 Index 42h[7:6].
13	SMI Source is Warm Reset Command (Read Only): SMI was caused by Warm Reset command? 0 = No; 1 = Yes.
12	SMI Source is NMI (Read Only): SMI was caused by NMI activity? 0 = No; 1 = Yes.
11:10	Reserved (Read Only): Always reads 0.
9	SMI Source is General Purpose Timers/User Defined Device Traps/Register Space Trap (Read Only): SMI was caused by expiration of GP Timer 1/2; trapped access to UDEF3/2/1; trapped access to F1-F4 or ISA Legacy Register Space? 0 = No; 1 = Yes.
	The next level of status is found at F1BAR+Memory Offset 04h/06h.
8	SMI Source is Software Generated (Read Only): SMI was caused by software? 0 = No; 1 = Yes.
7	SMI on an A20M# Toggle (Read Only): SMI was caused by an access to either Port 092h or the keyboard command which initiates an A20M# SMI? 0 = No; 1 = Yes.
	This method of controlling the internal A20M# in the GXLV processor is used instead of a pin.
	SMI generation enabling is at F0 Index 53h[0].
6	SMI Source is a VGA Timer Event (Read Only): SMI was caused by the expiration of the VGA Timer (F0 Index 8Eh)? 0 = No; 1 = Yes.
	SMI generation enabling is at F0 Index 83h[3].
5	SMI Source is Video Retrace (IRQ2) (Read Only): SMI was caused by a video retrace event as decoded from the ser connection (PSERIAL register, bit 7) from the GXLV processor? 0 = No; 1 = Yes.
	SMI generation enabling is at F0 Index 83h[2].
4:2	Reserved (Read Only): Always reads 0.
1	SMI Source is Audio Interface (Read Only): SMI was caused by the audio interface? 0 = No; 1 = Yes.
	The next level SMI status registers is found in F3BAR+Memory Offset 10h/12h.
0	SMI Source is Power Management Event (Read Only): SMI was caused by one of the power management resource 0 = No; 1 = Yes.
	The next level of status is found at F0 Index 84h-87h/F4h-F7h.
	Note: The status for the General Purpose Timers and the User Device Defined Traps are checked separately in bit 9.

Table 4-16. F1BAR+Memory Offset xxh: SMI Status and ACPI Timer Registers (Continued)

Bit	Description	
Offset 02h	r-03h Top Level SMI Status Register (RC) Reset Value = 0000	
15	Suspend Modulation Enable Mirror (Read to Clear): This bit mirrors the Suspend Mode Configuration bit (F0 Index 96h[0]). It is used by the SMI handler to determine if the SMI Speedup Disable Register (F1BAR+Memory Offset 08h) must be cleared on exit.	
14	SMI Source is USB (Read to Clear): SMI was caused by USB activity? 0 = No; 1 = Yes.	
	SMI generation is configured in F0 Index 42h[7:6].	
13	SMI Source is Warm Reset Command (Read to Clear): SMI was caused by Warm Reset command? 0 = No; 1 = Yes.	
12	SMI Source is NMI (Read to Clear): SMI was caused by NMI activity? 0 = No; 1 = Yes.	
11:10	Reserved (Read to Clear): Always reads 0.	
9	SMI Source is General Purpose Timers/User Defined Device Traps/Register Space Trap (Read to Clear): SMI was caused by expiration of GP Timer 1/2; trapped access to UDEF3/2/1; trapped access to F1-F4 or ISA Legacy Register Space? 0 = No; 1 = Yes.	
	The next level of status is found at F1BAR+Memory Offset 04h/06h.	
8	SMI Source is Software Generated (Read to Clear): SMI was caused by software? 0 = No; 1 = Yes.	
7	SMI on an A20M# Toggle (Read to Clear): SMI was caused by an access to either Port 092h or the keyboard comman which initiates an A20M# SMI? 0 = No; 1 = Yes.	
	This method of controlling the internal A20M# in the GXLV processor is used instead of a pin.	
	SMI generation enabling is at F0 Index 53h[0].	
6	<b>SMI Source is a VGA Timer Event (Read to Clear):</b> SMI was caused by the expiration of the VGA Timer (F0 Index 8Eh)? 0 = No; 1 = Yes.	
	SMI generation enabling is at F0 Index 83h[3].	
5	<b>SMI Source is Video Retrace (IRQ2) (Read to Clear):</b> SMI was caused by a video retrace event as decoded from the from the serial connection (PSERIAL register, bit 7) from the GXLV processor? 0 = No; 1 = Yes.	
	SMI generation enabling is at F0 Index 83h[2].	
4:2	Reserved (Read to Clear): Always reads 0.	
1	SMI Source is Audio Interface (Read to Clear): SMI was caused by the audio interface? 0 = No; 1 = Yes.	
	The next level SMI status registers is found in F3BAR+Memory Offset 10h/12h.	
0	<b>SMI Source is Power Management Event (Read to Clear):</b> SMI was caused by one of the power management resources? $0 = \text{No}$ ; $1 = \text{Yes}$ .	
	The next level of status is found at F0 Index 84h-87h/F4h-F7h.	
	<b>Note:</b> The status for the General Purpose Timers and the User Device Defined Traps are checked separately in bit 9.	
Note: Rea	ading this register clears all the SMI status bits. Note that bits 9, 1, and 0 have another level (second) of status reporting.	
	ead-only "Mirror" version of this register exists at F1BAR+Memory Offset 00h. If the value of the register must be read wit clearing the SMI source (and consequently deasserting SMI), the Mirror register may be read instead.	

#### Table 4-16. F1BAR+Memory Offset xxh: SMI Status and ACPI Timer Registers (Continued)

Bit	Description
Offset 04	h-05h Second Level General Traps & Timers SMI Status Mirror Register (RO) Reset Value = 0000h
15:6	Reserved (Read Only)
5	PCI Function Trap (Read Only): SMI was caused by a trapped configuration cycle (listed below)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	Trapped Access to F1 Register Space; SMI generation enabling is at F0 Index 41h[3].  Trapped Access to F2 Register Space; SMI generation enabling is at F0 Index 41h[6].  Trapped Access to F3 Register Space; SMI generation enabling is at F0 Index 42h[0].  Trapped Access to F4 Register Space; SMI generation enabling is at F0 Index 42h[1].  Trapped Access to ISA Legacy I/O Register Space; SMI generation enabling is at F0 Index 41h[0].
4	SMI Source is Trapped Access to User Defined Device 3 (Read Only): SMI was caused by a trapped I/O or memory access to the User Defined Device 3 (F0 Index C8h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[6].
3	SMI Source is Trapped Access to User Defined Device 2 (Read Only): SMI was caused by a trapped I/O or memory access to the User Defined Device 2 (F0 Index C4h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[5].
2	SMI Source is Trapped Access to User Defined Device 1 (Read Only): SMI was caused by a trapped I/O or memory access to the User Defined Device 1 (F0 Index C0h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[4].
1	<b>SMI Source is Expired General Purpose Timer 2 (Read Only):</b> SMI was caused by the expiration of General Purpose Timer 2 (F0 Index 8Ah)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 83h[1].
0	<b>SMI Source is Expired General Purpose Timer 1 (Read Only):</b> SMI was caused by the expiration of General Purpose Timer 1 (F0 Index 88h)? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 83h[0].
Note: Re	ading this register does not clear the status bits. See F1BAR+Memory Offset 06h.

Table 4-16. F1BAR+Memory Offset xxh: SMI Status and ACPI Timer Registers (Continued)

Bit	Description	
Offset 06h	-07h Second Level General Traps & Timers SMI Status Register (RC)	Reset Value = 0000
15:6	Reserved (Read to Clear)	
5	PCI Function Trap (Read to Clear): SMI was caused by a trapped configuration cycle (listed	below)?
	0 = No; 1 = Yes.	N( 1 00 - /00 - [0]
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	oπset 00n/02n[9].
	Trapped Access to F1 Register Space; SMI generation enabling is at F0 Index 41h[3].  Trapped Access to F2 Register Space; SMI generation enabling is at F0 Index 41h[6].	
	Trapped Access to F3 Register Space; SMI generation enabling is at F0 Index 42h[0].	
	Trapped Access to F4 Register Space; SMI generation enabling is at F0 Index 42h[1].	h[0]
4	Trapped Access to ISA Legacy I/O Register Space; SMI generation enabling is at F0 Index 41 SMI Source is Trapped Access to User Defined Device 3 (Read to Clear): SMI was caused	
-	ory access to the User Defined Device 3 (F0 Index C8h)? 0 = No; 1 = Yes.	a by a trapped to or men
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[6].	
3	SMI Source is Trapped Access to User Defined Device 2 (Read to Clear): SMI was caused ory access to the User Defined Device 2 (F0 Index C4h)? 0 = No; 1 = Yes.	d by a trapped I/O or men
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[5].	
2	<b>SMI Source is Trapped Access to User Defined Device 1 (Read to Clear):</b> SMI was caused ory access to the User Defined Device 1 (F0 Index C0h)? 0 = No; 1 = Yes.	d by a trapped I/O or men
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 82h[4].	
1	SMI Source is Expired General Purpose Timer 2 (Read to Clear): SMI was caused by the e	expiration of General
	Purpose Timer 2 (F0 Index 8Ah)? 0 = No; 1 = Yes.  This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	Offeat 00h/02h[0]
	SMI generation enabling is at F0 Index 83h[1].	7113et 0011/0211[9].
0	SMI Source is Expired General Purpose Timer 1 (Read to Clear): SMI was caused by the	expiration of General
	Purpose Timer 1 (F0 Index 88h)? 0 = No; 1 = Yes.	
	This is the second level of SMI status reporting. The top level is reported in F1BAR+Memory C	Offset 00h/02h[9].
	SMI generation enabling is at F0 Index 83h[0].	
Note: Rea	ding this register clears all the SMI status bits.	
	ead-only "Mirror" version of this register exists at F1BAR+Memory Offset 04h. If the value of the	0
	clearing the SMI source (and consequently deasserting SMI), the Mirror register may be read in	
Offset 08h		Reset Value = 0000
15:0	SMI Speedup Disable: If bit 1 in the Suspend Configuration Register is set (F0 Index 96h[1] = invokes the SMI handler to re-enable Suspend Modulation.	,.
	The data read from this register can be ignored. If the Suspend Modulation feature is disabled has no effect.	, reading this I/O location
Offset 0A	n-1Bh Reserved	
Offset 1C	n-1Fh (Note) ACPI Timer Count Register (RO) R	eset Value = 00FFFFFC
MHz). If SI	JNT (Read Only): This read-only register provides the ACPI counter. The counter counts at 14.3 MI generation is enabled via F0 Index 83h[5], an SMI is generated when the MSB toggles. The M	
seconds. Top lovel S	MI status is reported at E1DAD Moment Officet 00h/00h[0]	
•	MI status is reported at F1BAR+Memory Offset 00h/02h[0]. rel SMI status is reported at F0 Index 87h/F7h[0].	
31:24	Reserved: Always returns 0.	
23:0	Counter	
Note: The	ACPI Timer Count Register is accessible through I/O Port 121Ch in Silicon Revision 1.3 and about 1.3 and about 1.3 and 1.3 are consistent to the country of	oove.
Offset 20h	-4Fh Not Used	
	The memory mapped registers located here (F1BAR+Memory Offset 50h-FFh) can also be ac	and at EO lader. FOR

#### 4.3.3 IDE Controller Registers - Function 2

The register space for the IDE controllers is divided into two sections. The first section is used to configure the PCI portion of the controller. A Base Address Register at F2 Index 20h points to the base address of where the second portion of the register space is located. This second sec-

tion contains the registers used by the IDE controllers to carry out operations.

Table 4-17 shows the PCI header registers of F2. The I/O mapped registers, accessed through F2BAR are shown in Table 4-18.

Table 4-17. F2 Index xxh: PCI Header Registers for IDE Configuration

Bit	Description	
Index 00h	-01h Vendor Identification Register (RO)	Reset Value = 1078h
Index 02h	-03h Device Identification Register (RO)	Reset Value = 0102h
Index 04h	-05h PCI Command Register (R/W)	Reset Value = 0000h
15:3	Reserved (Read Only)	
2	Enable Mastering: 0 = Disable, 1 = Enable	
1	Reserved (Read Only)	
0	I/O Space: Allow CS5530 to respond to I/O cycles from the PCI bus: 0 = Disab This bit must be enabled to access I/O offsets through F2BAR (F2 Index 20h).	le; 1 = Enable.
Index 06h	-07h PCI Status Register (RO)	Reset Value = 0280h
Index 08h	Device Revision ID Register (RO)	Reset Value = 00h
Index 09h	-0Bh PCI Class Code Register (RO)	Reset Value = 010180h
Index 0Ch	PCI Cache Line Size Register (RO)	Reset Value = 00h
Index 0Dh	PCI Latency Timer Register (RO)	Reset Value = 00h
Index 0Eh	PCI Header Type (RO)	Reset Value = 00h
Index 0Fh	PCI BIST Register (RO)	Reset Value = 00h
Index 10h	-1Fh Reserved	
Index 20h	-23h Base Address Register - F2BAR (R/W)	Reset Value = 00000001h
U	er sets the base address of the I/O mapped bus mastering IDE and controller reg a 128 byte I/O address range. Refer to Table 4-18 for the IDE configuration regist	
31:7	Bus Mastering IDE Base Address	
6:0	Address Range (Read Only)	
Index 24h	-FFh Reserved	

Table 4-18. F2BAR+I/O Offset xxh: IDE Configuration Registers

Bit	Description	
Offset 00h	IDE Bus Master 0 Command Register — Primary (R/W) Reset Value = 00h	
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	<b>Read or Write Control:</b> Sets the direction of bus master transfers: 0 = PCI reads performed; 1 = PCI writes performed.	
	This bit should not be changed when the bus master is active.	
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	<b>Bus Master Control:</b> Controls the state of the bus master: 0 = Disable master; 1 = Enable master.	
	Bus master operations can be halted by setting bit 0 to 0. Once an operation has been halted, it can not be resumed. If bit 0 is set to 0 while a bus master operation is active, the command is aborted and the data transferred from the drive is discarded. This bit should be reset after completion of data transfer.	
Offset 01h	Not Used	
Offset 02h	IDE Bus Master 0 Status Register — Primary (R/W) Reset Value = 00h	
7	Simplex Mode (Read Only): Can both the primary and secondary channel operate independently?  0 = Yes; 1 = No (simplex mode)	
6	<b>Drive 1 DMA Capable:</b> Allow Drive 1 to be capable of DMA transfers: 0 = Disable; 1 = Enable.	
5	Drive 0 DMA Capable: Allow Drive 0 to be capable of DMA transfers: 0 = Disable; 1 = Enable.	
4:3	Reserved: Set to 0. Must return 0 on reads.	
2	<b>Bus Master Interrupt:</b> Has the bus master detected an interrupt? 0 = No; 1 = Yes.  Write 1 to clear.	
1	<b>Bus Master Error:</b> Has the bus master detected an error during data transfer? 0 = No; 1 = Yes. Write 1 to clear.	
0	Bus Master Active (Read Only): Is the bus master active? 0 = No; 1 = Yes.	
Offset 03h	Not Used	
Offset 04h-	-07h IDE Bus Master 0 PRD Table Address — Primary (R/W) Reset Value = 000000000	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE Bus Master 0.  When written, this register points to the first entry in a PRD table. Once IDE Bus Master 0 is enabled (Command Register bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.	
1:0	Reserved: Set to 0.	
Offset 08h	IDE Bus Master 1 Command Register — Secondary (R/W) Reset Value = 00h	
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	<b>Read or Write Control:</b> Sets the direction of bus master transfers: 0 = PCI reads performed; 1 = PCI writes performed.	
	This bit should not be changed when the bus master is active.	
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	Bus Master Control: Controls the state of the bus master: 0 = Disable master; 1 = Enable master.	
	Bus master operations can be halted by setting bit 0 = 0. Once an operation has been halted, it can not be resumed. If bit 0 is set to 0 while a bus master operation is active, the command is aborted and the data transferred from the drive is dis	
	carded. This bit should be reset after completion of data transfer.	

Table 4-18. F2BAR+I/O Offset xxh: IDE Configuration Registers (Continued)

Bit	Description	
Offset 0Ah	h IDE Bus Master 1 Status Register — Secondary (R/W)	Reset Value = 00h
7	Simplex Mode (Read Only): Can both the primary and secondary channel operate independent 1 = No (simplex mode)	itly? 0 = Yes;
6	<b>Drive 1 DMA Capable:</b> Allow Drive 1 to be capable of DMA transfers: 0 = Disable; 1 = Enable.	
5	<b>Drive 0 DMA Capable:</b> Allow Drive 0 to be capable of DMA transfers: 0 = Disable; 1 = Enable.	
4:3	Reserved: Set to 0. Must return 0 on reads.	
2	<b>Bus Master Interrupt:</b> Has the bus master detected an interrupt? 0 = No; 1 = Yes.	
	Write 1 to clear.	
1	<b>Bus Master Error:</b> Has the bus master detected an error during data transfer? 0 = No; 1 = Yes. Write 1 to clear.	
0	11 11 11 11	
Offset 0Bh	Bus Master Active (Read Only): Is the bus master active? 0 = No; 1 = Yes.  Not Used	
Offset 0Ch		eset Value = 00000000h
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE	
	When written, this register points to the first entry in a PRD table. Once IDE Bus Master 1 is enable bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.	plea (Commana Register
	When read, this register points to the next PRD.	
1:0	Reserved: Set to 0.	
Offset 10h		
Onset ron	i ii ii	
011 . 001		
	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h	lue = 0000E132h (Note
If Offset 24	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
If Offset 24	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h	lue = 0000E132h (Note
If Offset 24 Format 0 s	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h	lue = 0000E132h (Note
If Offset 24 Format 0 s	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
If Offset 24 Format 0 s 31:20 19:16	### Ah[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  ### Settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12	### Ah[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  #### Settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8	### Ah[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  #### Settings for: PIO Mode 0 = 00009172h  PIO Mode 1 = 00012171h  PIO Mode 2 = 00020080h  PIO Mode 3 = 00032010h  PIO Mode 4 = 00040010h  ### Reserved: Set to 0.  ### PIOMODE: PIO mode  ### t21: Recovery time (value + 1 cycle)  ### t3: IDE_IOW# data setup time (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  t2l: Recovery time (value + 1 cycle)  t3: IDE_IOW# data setup time (value + 1 cycle)  t2W: IDE_IOW# width minus t3 (value + 1 cycle)  t1: Address Setup Time (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  t2l: Recovery time (value + 1 cycle) t3: IDE_IOW# data setup time (value + 1 cycle) t1: Address Setup Time (value + 1 cycle) t1: Address Setup Time (value + 1 cycle) 4h[31] = 1, Format 1: Allows independent control of command and data. settings for: PIO Mode 0 = 9172D132h PIO Mode 1 = 21717121h PIO Mode 2 = 00803020h PIO Mode 3 = 20102010h PIO Mode 4 = 00100010h  t2IC: Command cycle recovery time (value + 1 cycle) t3C: Command cycle IDE_IOW# data setup (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s 31:28 27:24 23:20	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands. settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  12I: Recovery time (value + 1 cycle) 13: IDE_IOW# data setup time (value + 1 cycle) 12W: IDE_IOW# width minus t3 (value + 1 cycle) 11: Address Setup Time (value + 1 cycle) 4h[31] = 1, Format 1: Allows independent control of command and data. settings for: PIO Mode 0 = 9172D132h PIO Mode 1 = 21717121h PIO Mode 2 = 00803020h PIO Mode 3 = 20102010h PIO Mode 4 = 00100010h  12IC: Command cycle recovery time (value + 1 cycle)  13C: Command cycle IDE_IOW# data setup (value + 1 cycle)  12WC: Command cycle IDE_IOW# pulse width minus t3 (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s  31:28 27:24 23:20 19:16	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s  31:28 27:24 23:20 19:16 15:12	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  12I: Recovery time (value + 1 cycle) 13: IDE_IOW# data setup time (value + 1 cycle) 14: Address Setup Time (value + 1 cycle) 11: Address Setup Time (value + 1 cycle) 4h[31] = 1, Format 1: Allows independent control of command and data.  settings for: PIO Mode 0 = 9172D132h PIO Mode 1 = 21717121h PIO Mode 2 = 00803020h PIO Mode 3 = 20102010h PIO Mode 4 = 00100010h  12IC: Command cycle recovery time (value + 1 cycle) 13C: Command cycle IDE_IOW# pulse width minus t3 (value + 1 cycle) 11C: Command cycle address setup time (value + 1 cycle) 11C: Command cycle recovery time (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s  31:28 27:24 23:20 19:16 15:12 11:8	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  12I: Recovery time (value + 1 cycle)  13: IDE_IOW# data setup time (value + 1 cycle)  11: Address Setup Time (value + 1 cycle)  11: Address Setup Time (value + 1 cycle)  4h[31] = 1, Format 1: Allows independent control of command and data.  settings for: PIO Mode 0 = 9172D132h PIO Mode 1 = 21717121h PIO Mode 2 = 00803020h PIO Mode 3 = 20102010h PIO Mode 4 = 00100010h  12IC: Command cycle recovery time (value + 1 cycle)  13C: Command cycle IDE_IOW# data setup (value + 1 cycle)  11C: Command cycle address setup time (value + 1 cycle)  12ID: Data cycle recovery time (value + 1 cycle)	lue = 0000E132h (Note
31:20 19:16 15:12 11:8 7:4 3:0 If Offset 24 Format 1 s  31:28 27:24 23:20 19:16 15:12	4h[31] = 0, Format 0: Selects slowest PIOMODE per channel for commands.  settings for: PIO Mode 0 = 00009172h PIO Mode 1 = 00012171h PIO Mode 2 = 00020080h PIO Mode 3 = 00032010h PIO Mode 4 = 00040010h  Reserved: Set to 0.  PIOMODE: PIO mode  12I: Recovery time (value + 1 cycle) 13: IDE_IOW# data setup time (value + 1 cycle) 14: Address Setup Time (value + 1 cycle) 11: Address Setup Time (value + 1 cycle) 4h[31] = 1, Format 1: Allows independent control of command and data.  settings for: PIO Mode 0 = 9172D132h PIO Mode 1 = 21717121h PIO Mode 2 = 00803020h PIO Mode 3 = 20102010h PIO Mode 4 = 00100010h  12IC: Command cycle recovery time (value + 1 cycle) 13C: Command cycle IDE_IOW# pulse width minus t3 (value + 1 cycle) 11C: Command cycle address setup time (value + 1 cycle) 11C: Command cycle recovery time (value + 1 cycle)	lue = 0000E132h (Note

Table 4-18. F2BAR+I/O Offset xxh: IDE Configuration Registers (Continued)

Bit	Description	
Offset 24h	-27h Channel 0 Drive 0 DMA Control Register (R/W)	Reset Value = 00017771h
	D, Multiword DMA  :: Multiword DMA Mode 0 = 00077771h  Multiword DMA Mode 1 = 00012121h  Multiword DMA Mode 2 = 00002020h	
31	PIO Mode Format: 0 = Format 0; 1 = Format 1	
30:21	Reserved: Set to 0.	
20	<b>DMA Select:</b> DMA operation: 0 = Multiword DMA; 1 = Ultra DMA.	
19:16	tKR: IDE_IOR# recovery time (4-bit) (value + 1 cycle)	
15:12	tDR: IDE_IOR# pulse width (value + 1 cycle)	
11:8	tKW: IDE_IOW# recovery time (4-bit) (value + 1 cycle)	
7:4	tDW: IDE_IOW# pulse width (value + 1 cycle)	
3:0	tM: IDE_CS0#/CS1# to IDE_IOR#/IOW# setup; IDE_CS0#/CS1# setup to IDE_DACK0#/DA	CK1#
If bit 20 =	, Ultra DMA	
Settings fo	T: Ultra DMA Mode 0 = 00921250h Ultra DMA Mode 1 = 00911140h Ultra DMA Mode 2 = 00911030h	
31	<b>PIO Mode Format:</b> 0 = Format 0; 1 = Format 1	
30:21	Reserved: Set to 0.	
20	<b>DMA Select:</b> DMA operation: 0 = Multiword DMA, 1 = Ultra DMA.	
19:16	tCRC: CRC setup UDMA in IDE_DACK# (value + 1 cycle) (for host terminate CRC setup = t	MLI + tSS)
15:12	tSS: UDMA out (value + 1 cycle)	
11:8	tCYC: Data setup and cycle time UDMA out (value + 2 cycles)	
7:4	tRP: Ready to pause time (value + 1 cycle). Note: tRFS + 1 tRP on next clock.	
3:0	tACK: IDE_CS0#/CS1# setup to IDE_DACK0#/DACK1# (value + 1 cycle)	
Offset 28h	-2Bh Channel 0 Drive 1 PIO Register (R/W)	Reset Value = 0000E132h
Channel 0	Drive 1 Programmed I/O Control Register: Refer to F2BAR+I/O Offset 20h for bit description	ons.
Offset 2Ch	-2Fh Channel 0 Drive 1 DMA Control Register (R/W)	Reset Value = 00017771h
	<b>Drive 1 MDMA/UDMA Control Register:</b> Refer to F2BAR+I/O Offset 24h for bit descriptions the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined.	
Offset 30h	-33h Channel 1 Drive 0 PIO Register (R/W)	Reset Value = 0000E132h
Channel 1	Drive 0 Programmed I/O Control Register: Refer to F2BAR+I/O Offset 20h for bit description	ons.
Offset 34h	-37h Channel 1 Drive 0 DMA Control Register (R/W)	Reset Value = 00017771h
	<b>Drive 0 MDMA/UDMA Control Register:</b> Refer to F2BAR+I/O Offset 24h for bit descriptions the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined.	
Offset 38h	-3Bh Channel 1 Drive 1 PIO Register (R/W)	Reset Value = 0000E132h
Channel 1	Drive 1 Programmed I/O Control Register: Refer to F2BAR+I/O Offset 20h for bit description	ons.
Offset 3Cl	• , ,	Reset Value = 00017771h
	<b>Drive 1 MDMA/UDMA Control Register:</b> Refer to F2BAR+I/O Offset 24h for bit descriptions the the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31], bit 31 of this register is defined by the PIO Mode Format is selected in F2BAR+I/O Offset 24h[31].	

#### 4.3.4 XpressAUDIO Registers - Function 3

The register space for XpressAUDIO is divided into two sections. The first section is used to configure the PCI portion of the audio interface hardware. A Base Address Register at F3 Index 10h (F3BAR) points to the base address of where the second portion of the register space

is located. This second section contains the control and data registers of the audio interface.

Table 4-19 shows the PCI header registers of F3. The memory mapped registers accessed through F3BAR are shown in Table 4-20.

Table 4-19. F3 Index xxh: PCI Header Registers for XpressAUDIO

Bit	Description		
Index 00h	01h Vendor Identi	ification Register (RO)	Reset Value = 1078h
Index 02h	03h Device Identi	fication Register (RO)	Reset Value = 0103h
Index 04h	05h PCI Comm	and Register (R/W)	Reset Value = 0000h
15:3	Reserved (Read Only)		
2	Enable Mastering: 0 = Disable, 1 = Enable		
1	<b>Memory Space:</b> Allow CS5530 to respond to me This bit must be enabled to access memory offse	• •	isable; 1 = Enable.
0	Reserved (Read Only)		
Index 06h	07h PCI Stat	us Register (RO)	Reset Value = 0280h
Index 08h	Device Revis	sion ID Register (RO)	Reset Value = 00h
Index 09h	0Bh PCI Class	Code Register (RO)	Reset Value = 040100h
Index 0Ch	PCI Cache Li	ne Size Register (RO)	Reset Value = 00h
Index 0Dh	PCI Latency	Timer Register (RO)	Reset Value = 00h
Index 0Eh	PCI He	ader Type (RO)	Reset Value =00h
Index 0Fh	PCI BIS	ST Register (RO)	Reset Value = 00h
Index 10h	13h Base Address	Register - F3BAR (R/W)	Reset Value = 00000000h
used to co	er sets the base address of the memory mapped at ntrol the audio FIFO and codec interface, as well as b), indicating a 128 byte memory address range. Re ers.	s to support SMIs produced by VSA	technology. Bits [6:0] are read only
31:7	Audio Interface Base Address		
6:0	Address Range (Read Only)		
Index 14h	EEh	Reserved	

Table 4-20. F3BAR+Memory Offset xxh: XpressAUDIO Configuration Registers

Bit	Description	
Offset 00h	-03h Codec GPIO Status Register (R/W)	Reset Value = 00000000h
31	Codec GPIO Interface: 0 = Disable; 1 = Enable.	
30	Codec GPIO SMI: Allow codec GPIO interrupt to generate an SMI: 0 = Disable; 1=	Enable.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1]. Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[1].	
29:21	Reserved: Set to 0.	
20	Codec GPIO Status Valid (Read Only): Is the status read valid? 0 = Yes; 1 = No.	
19:0	<b>Codec GPIO Pin Status (Read Only):</b> This is the GPIO pin status that is received fi signal.	rom the codec in slot 12 on SDATA_IN
Offset 04h	-07h Codec GPIO Control Register (R/W)	Reset Value = 00000000h
31:20	Reserved: Set to 0.	
19:0	Codec GPIO Pin Data: This is the GPIO pin data that is sent to the codec in slot 1.	2 on the SDATA_OUT signal.
Offset 08h	-0Bh Codec Status Register (R/W)	Reset Value = 00000000h
31:24	Codec Status Address (Read Only): Address of the register for which status is be from slot 1 bits [19:12].	eing returned. This address comes
23	Codec Serial INT SMI: Allow codec serial interrupt to generate an SMI: 0 = Disable	e; 1= Enable.
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1]. Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[1].	
22	<b>SYNC Pin:</b> Selects SYNC pin level: 0 = Low; 1 = High.	
21	Enable SDATA_IN2: Pin AE24 functions as: 0 = GPIO1; 1 = SDATA_IN2.	
	For this pin to function as SDATA_IN2, it must first be configured as an input (F0 Inc	dex 90h[1] = 0).
20	<b>Audio Bus Master 5 AC97 Slot Select:</b> Selects slot for Audio Bus Master 5 to receive data: 0 = Slot 6; 1 = Slot 11.	
19	<b>Audio Bus Master 4 AC97 Slot Select:</b> Selects slot for Audio Bus Master 4 to tran 0 = Slot 6; 1 = Slot 11.	nsmit data:
18	Reserved: Set to 0.	
17	Status Tag (Read Only): Determines if the status in bits [15:0] is new or not: $0 = N$	lot new; 1 = New.
16	Codec Status Valid (Read Only): Is the status in bits [15:0] valid? 0 = No; 1 = Yes	
15:0	<b>Codec Status (Read Only):</b> This is the codec status data that is received from the bits [19:4] are used from slot 2.	codec in slot 2 on SDATA_IN. Only
Offset 0Ch	-0Fh Codec Command Register (R/W)	Reset Value = 00000000h
31:24	<b>Codec Command Address:</b> Address of the codec control register for which the cogoes in slot 1 bits [19:12] on SDATA_OUT.	ommand is being sent. This address
23:22	CS5530 Codec Communication: Selects which codec to communicate with:  00 = Primary codec 10 = Third codec 01 = Secondary codec 11 = Fourth codec Note: 00 and 01 are the only valid settings for these bits.	
2 <mark>1</mark> :17	Reserved: Set to 0.	
16	Codec Command Valid: Is the command in bits [15:0] valid? 0 = No; 1 = Yes.	
	This bit is set by hardware when a command is loaded. It remains set until the com	mand has been sent to the codec.
15:0	Codec Command: This is the command being sent to the codec in bits [19:12] of s	slot 2 on SDATA_OUT.

Bit	Description
Offset 10h-	11h Second Level Audio SMI Status Mirror Register (RC) Reset Value = 00000000h
15:8	Reserved: Set to 0.
7	<b>Audio Bus Master 5 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 5? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR+Memory Offset 48h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 49h[0] = 1).
6	<b>Audio Bus Master 4 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 4? $0 = No; 1 = Yes.$
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR+Memory Offset $40h[0] = 1$ ). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset $41h[0] = 1$ ).
5	<b>Audio Bus Master 3 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 3? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR+Memory Offset $38h[0] = 1$ ). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset $39h[0] = 1$ ).
4	<b>Audio Bus Master 2 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 2? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR+Memory Offset 30h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 31h[0] = 1).
3	<b>Audio Bus Master 1 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 1? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR+Memory Offset 28h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 29h[0] = 1).
2	<b>Audio Bus Master 0 SMI Status (Read to Clear):</b> SMI was caused by an event occurring on Audio Bus Master 0? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR+Memory Offset 20h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 21h[0] = 1).
1	Codec Serial or GPIO Interrupt SMI Status (Read to Clear): SMI was caused by a serial or GPIO interrupt from codec? $0 = No; 1 = Yes.$
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation enabling for codec serial interrupt: F3BAR+Memory Offset 08h[23] = 1.  SMI generation enabling for codec GPIO interrupt: F3BAR+Memory Offset 00h[30] = 1.
0	I/O Trap SMI Status (Read to Clear): SMI was caused by an I/O trap? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The next level (third level) of SMI status reporting is at F3BAR+Memory Offset 14h. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
Note: Rea	ding this register clears the status bits. Note that bit 0 has another level (third) of SMI status reporting.
	ad-only "Mirror" version of this register exists at F3BAR+Memory Offset 00h. If the value of the register must be read with- clearing the SMI source (and consequently deasserting SMI), the Mirror register may be read instead.

Bit	Description
Offset 12h-13h Second Level Audio SMI Status Register (RO) Reset Value = 000	
15:8	Reserved: Set to 0.
7	Audio Bus Master 5 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 5? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 5 is enabled (F3BAR+Memory Offset 48h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 49h[0] = 1).
6	Audio Bus Master 4 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 4? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 4 is enabled (F3BAR+Memory Offset 40h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 41h[0] = 1).
5	Audio Bus Master 3 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 3? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 3 is enabled (F3BAR+Memory Offset 38h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 39h[0] = 1).
4	Audio Bus Master 2 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 2? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 2 is enabled (F3BAR+Memory Offset 30h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 31h[0] = 1).
3	Audio Bus Master 1 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 1? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 1 is enabled (F3BAR+Memory Offset 28h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 29h[0] = 1).
2	Audio Bus Master 0 SMI Status (Read Only): SMI was caused by an event occurring on Audio Bus Master 0? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation is enabled when Audio Bus Master 0 is enabled (F3BAR+Memory Offset 20h[0] = 1). An SMI is then generated when the End of Page bit is set in the SMI Status Register (F3BAR+Memory Offset 21h[0] = 1).
1	Codec Serial or GPIO Interrupt SMI Status (Read Only): SMI was caused by a serial or GPIO interrupt from codec? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
	SMI generation enabling for codec serial interrupt: F3BAR+Memory Offset 08h[23] = 1. SMI generation enabling for codec GPIO interrupt: F3BAR+Memory Offset 00h[30] = 1.
0	I/O Trap SMI Status (Read Only): SMI was caused by an I/O trap? 0 = No; 1 = Yes.
	This is the second level of SMI status reporting. The next level (third level) of SMI status reporting is at F3BAR+Memory Offset 14h. The top level is reported at F1BAR+Memory Offset 00h/02h[1].
Note: Re	ading this register does not clear the status bits. See F3BAR+Memory Offset 10h.

#### Table 4-20. F3BAR+Memory Offset xxh: XpressAUDIO Configuration Registers (Continued)

Bit	Description	
Offset 14h	-17h I/O Trap SMI and Fast Write Status Register (RO/RC) Reset Value = 00000000h	
31:24	Fast Path Write Even Access Data (Read Only): These bits contain the data from the last Fast Path Write Even access. These bits change only on a fast write to an even address.	
23:16	Fast Path Write Odd Access Data (Read Only): These bits contain the data from the last Fast Path Write Odd access. These bits change on a fast write to an odd address, and also on any non-fast write.	
15	Fast Write A1 (Read Only): This bit contains the A1 value for the last Fast Write access.	
14	Read or Write I/O Access (Read Only): Last trapped I/O access was a read or a write? 0 = Read; 1 = Write.	
13	Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM I/O Trap? 0 = No; 1 = Yes. (Note)	
	Fast Path Write must be enabled, F3BAR+Memory Offset 18h[11] = 1, for the SMI to be reported here. If Fast Path Write is disabled, the SMI is reported in bit 10 of this register.	
	This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR+Memory Offset 10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].	
	SMI generation enabling is at F3BAR+Memory Offset 18h[2].	
12	<b>DMA Trap SMI Status (Read to Clear):</b> SMI was caused by a trapped I/O access to the DMA I/O Trap? 0 = No; 1 = Yes. (Note)	
	This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].	
	SMI generation enabling is at F3BAR+Memory Offset 18h[8:7].	
11	MPU Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the MPU I/O Trap?  0 = No; 1 = Yes. (Note)	
	This is the third level of SMI status reporting.  The second level of SMI status is reported at F3BAR+Memory Offset 10h/12h[0].  The top level is reported at F1BAR+Memory Offset 00h/02h[1].	
	SMI generation enabling is at F3BAR+Memory Offset 18h[6:5].	
10	Sound Card or FM Trap SMI Status (Read to Clear): SMI was caused by a trapped I/O access to the Sound Card or FM I/O Trap? 0 = No; 1 = Yes. (Note)	
	Fast Path Write must be disabled, F3BAR+Memory Offset 18h[11] = 0, for the SMI to be reported here. If Fast Path Write is enabled, the SMI is reported in bit 13 of this register.	
	This is the third level of SMI status reporting. The second level of SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. The top level is reported at F1BAR+Memory Offset 00h/02h[1].	
	SMI generation enabling is at F3BAR+Memory Offset 18h[2].	
9:0	X-Bus Address (Read Only): Bits [9:0] contain the captured ten bits of X-Bus address.	
	the four SMI status bits (bits [13:10]), if the activity was a fast write to an even address, no SMI is generated regardless of DMA, MPU, or Sound Card status. If the activity was a fast write to an odd address, an SMI is generated but bit 13 is set to	

a 1.

Bit	Description		
Offset 18h	n-19h I/O Trap SMI Enable Register (R/W) Reset Value = 0000h		
15:12	Reserved: Set to 0.		
11	Fast Path Write Enable: Fast Path Write (an SMI is not generated on certain writes to specified addresses): 0 = Disable; 1 = Enable.		
	In Fast Path Write, the CS5530 responds to writes to the following addresses: 388h, 38Ah and 38B; 2x0h, 2x2h, and 2x8h.		
10:9	Fast Read: These two bits hold part of the response that the CS5530 returns for reads to several I/O locations.		
8	<b>High DMA I/O Trap:</b> 0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].  Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].  Third level SMI status is reported at F3BAR+Memory Offset 14h[12].		
7	Low DMA I/O Trap: 0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1]. Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. Third level SMI status is reported at F3BAR+Memory Offset 14h[12].		
6	High MPU I/O Trap: 0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs at I/O Port 330h and 331h, an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1]. Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. Third level SMI status is reported at F3BAR+Memory Offset 14h[11].		
5	Low MPU I/O Trap: I0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs at I/O Port 300h and 301h, an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].		
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0]. Third level SMI status is reported at F3BAR+Memory Offset 14h[11].		
4	Fast Path Read Enable/SMI Disable: Read Fast Path (an SMI is not generated on reads from specified addresses): 0 = Disable; 1 = Enable.		
	In Fast Path Read the CS5530 responds to reads of the following addresses: 388h-38Bh; 2x0h, 2x1, 2x2h, 2x3, 2x8 and 2x9h.		
	Note that if neither sound card nor FM I/O mapping is enabled, then status read trapping is not possible.		
3	FM I/O Trap: 0 = Disable; 1 = Enable.		
	If this bit is enabled and an access occurs at I/O Port 388h to 38Bh, an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].  Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].		
2	Sound Card I/O Trap: 0 = Disable; 1 = Enable		
_	If this bit is enabled and an access occurs in the address ranges selected by bits [1:0], an SMI is generated.		
	Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].		
	Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].		
	Third level SMI status is reported at F3BAR+Memory Offset 14h[10].		
1:0	Sound Card Address Range Select: These bits select the address range for the sound card I/O trap.		
	00 = I/O Port 220h-22Fh		
	01 = I/O Port 240h-24Fh		

Table 4-20. F3BAR+Memory Offset xxh: XpressAUDIO Configuration Registers (Continued)

Bit	Description	
Offset 1A	h-1Bh Internal IRQ Enable Register (R/W)	Reset Value = 0000h
Note: Mu	st be R/W as a WORD.	
15	IRQ15 Internal: Configure IRQ15 for internal (software) or external (hardware) use: 0 = External	al; 1 = Internal.
14	IRQ14 Internal: Configure IRQ14 for internal (software) or external (hardware) use: 0 = External	al; 1 = Internal.
13	Reserved: Set to 0.	<u> </u>
12	IRQ12 Internal: Configure IRQ12 for internal (software) or external (hardware) use: 0 = External	al; 1 = Internal.
11	IRQ11 Internal: Configure IRQ11 for internal (software) or external (hardware) use: 0 = External	al; 1 = Internal.
10	IRQ10 Internal: Configure IRQ10 for internal (software) or external (hardware) use: 0 = External	al; 1 = Internal.
9	<b>IRQ9 Internal:</b> Configure IRQ9 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
8	Reserved: Set to 0.	
7	<b>IRQ7 Internal:</b> Configure IRQ7 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
6	Reserved: Set to 0.	
5	<b>IRQ5 Internal:</b> Configure IRQ5 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
4	IRQ4 Internal: Configure IRQ4 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
3	IRQ3 Internal: Configure IRQ3 for internal (software) or external (hardware) use: 0 = External;	1 = Internal.
2:0	Reserved: Set to 0.	
Note: Th	s register must be read and written as a WORD.	
Offset 10	h-1Dh Internal IRQ Control Register (R/W) R	eset Value = 00000000h
15	Assert Masked Internal IRQ15: 0 = Disable; 1 = Enable.	
14	Assert Masked Internal IRQ14: 0 = Disable; 1 = Enable.	
13	Reserved: Set to 0.	
12	Assert Masked Internal IRQ12: 0 = Disable; 1 = Enable.	
11	Assert masked internal IRQ11: 0 = Disable; 1 = Enable.	
10	Assert Masked Internal IRQ10: 0 = Disable; 1 = Enable.	
9	Assert Masked Internal IRQ9: 0 = Disable; 1 = Enable.	
8	Reserved: Set to 0.	
7	Assert Masked Internal IRQ7: 0 = Disable; 1 = Enable.	
6	Reserved: Set to 0.	
5	Assert Masked Internal IRQ5: 0 = Disable; 1 = Enable.	
4	Assert Masked Internal IRQ4: 0 = Disable; 1 = Enable.	
3	Assert Masked Internal IRQ3: 0 = Disable; 1 = Enable.	
2:0	Reserved: Set to 0.	
Offset 1E	h-1Fh Internal IRQ Mask Register (Write Only) R	eset Value = 00000000h
15	Mask Internal IRQ15: 0 = Disable; 1 = Enable.	
14	Mask Internal IRQ14: 0 = Disable; 1 = Enable.	
13	Reserved: Set to 0.	
12	Mask Internal IRQ12: 0 = Disable; 1 = Enable.	
11	Mask Internal IRQ11: 0 = Disable; 1 = Enable.	
10	Mask Internal IRQ10: 0 = Disable; 1 = Enable.	
9	Mask Internal IRQ9: 0 = Disable; 1 = Enable.	
8	Reserved: Set to 0.	
7	Mask Internal IRQ7: 0 = Disable; 1 = Enable.	
6	Reserved: Set to 0.	
5	Mask Internal IRQ5: 0 = Disable; 1 = Enable.	
4	Mask Internal IRQ4: 0 = Disable; 1 = Enable.	
3	Mask Internal IRQ3: 0 = Disable; 1 = Enable.	
2:0	Reserved: Set to 0.	

## Table 4-20. F3BAR+Memory Offset xxh: XpressAUDIO Configuration Registers (Continued)

Bit	Description	
Offset 20h	Audio Bus Master 0 Command Register (R/W) Reset Value = 00	
Audio Bus	Master 0: Output to Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	Read or Write Control: Set the transfer direction of Audio Bus Master 0: 0 = PCI reads performed;	
	1 = PCI writes performed.  This hit must be set to 0 (read) and should not be changed when the bus master is setive.	
2:1	This bit must be set to 0 (read) and should not be changed when the bus master is active.  Reserved: Set to 0. Must return 0 on reads.	
0	Bus Master Control: Controls the state of the Audio Bus Master 0: 0 = Disable; 1 = Enable.	
o .	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to 0, the bus master must eithe be paused or reach EOT. Writing this bit to 0 while the bus master is operating results in unpredictable behavior; including the possibility of the bus master state machine crashing. The only recovery from this condition is a PCI reset.	
Note: Mus	st be read and written as a BYTE.	
Offset 21h	Audio Bus Master 0 SMI Status Register (RC) Reset Value = 00	
Audio Bus	Master 0: Output to Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
7:4	Reserved (Read to Clear)	
1	Bus Master Error (Read to Clear): Hardware encountered a second EOP before software has cleared the first? 0 = No; 1 = Yes.	
	If hardware encounters a second EOP (end of page) before software has cleared the first, it causes the bus master to pause until this register is read to clear the error.	
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in the PRD table (bit 30)? 0 = No; 1 = Yes.	
Note: Mus	st be read and written as a BYTE.	
Offset 22h	-23h Not Used	
Offset 24h	-27h Audio Bus Master 0 PRD Table Address (R/W) Reset Value = 00000000	
Audio Bus	s Master 0: Output to Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for Audio Bus Master 0.	
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 0 is enabled (Command Register bit $0 = 1$ ], it loads the pointer and updates this register to the next PRD by adding 08h.	
	When read, this register points to the next PRD.	
1:0	Reserved: Set to 0.	
Offset 28h	Audio Bus Master 1 Command Register (R/W) Reset Value = 00	
Audio Bus	s Master 1: Input from Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
7:4	Reserved: Set to 0. Must return 0 on reads.	
3	<b>Read or Write Control:</b> Set the transfer direction of Audio Bus Master 1: 0 = PCI reads performed; 1 = PCI writes performed.	
	This bit must be set to 1 (write) and should not be changed when the bus master is active.	
2:1	Reserved: Set to 0. Must return 0 on reads.	
	<b>Bus Master Control:</b> Controls the state of the Audio Bus Master 1: 0 = Disable; 1 = Enable.	
0	· ·	
	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to 0, the bus master must be either paused or reached EOT. Writing this bit to 0 while the bus master is operating results in unpredictable behavior including the possibility of the bus master state machine crashing. The only recovery from this condition is a PCI reset.	

Revision 4.1 195 www.national.com

Bit	Description	
Offset 29h	Audio Bus Master 1 SMI Status Register (RC)	Reset Value = 00h
Audio Bu	s Master 1: Input from Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
7:2	Reserved (Read to Clear)	
1	<b>Bus Master Error (Read to Clear):</b> Hardware encountered a second EOP before software $0 = No; 1 = Yes.$	e has cleared the first?
	If hardware encounters a second EOP (end of page) before software has cleared the first, it causes the bus master to pause until this register is read to clear the error.	
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in 0 = No; 1 = Yes.	the PRD table (bit 30)?
Note: Mu	st be read and written as a BYTE.	
Offset 2A	n-2Bh Not Used	
Offset 2C	n-2Fh Audio Bus Master 1 PRD Table Address (R/W)	Reset Value = 00000000h
Audio Bu	s Master 1: Input from Codec; 32-Bit; Left and Right Channels; Slots 3 and 4.	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer fo	r Audio Bus Master 1.
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master	1 is enabled (Command Regis
	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.	
	When read, this register points to the next PRD.	
1:0	Reserved: Set to 0.	
Offset 30h	Audio Bus Master 2 Command Register (R/W) s Master 2: Output to Codec; 16-Bit; Slot 5.	Reset Value = 00I
	Reserved: Set to 0. Must return 0 on reads.	
7:4 3	<b>Read or Write Control:</b> Set the transfer direction of Audio Bus Master 2: 0 = PCI reads pe	orformed:
3	1 = PCI writes performed.  This bit must be set to 0 (read) and should not be changed when the bus master is active.	·
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	Bus Master Control: Controls the state of the Audio Bus Master 2: 0 = Disable; 1 = Enab	
· ·	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to either paused or reached EOT. Writing this bit to 0 while the bus master is operating result including the possibility of the bus master state machine crashing. The only recovery from	0, the bus master must be in unpredictable behavior
Note: Mu	st be read and written as a BYTE.	
Offset 31h	Audio Bus Master 2 SMI Status Register (RC)	Reset Value = 00h
Audio Bu	s Master 2: Output to Codec; 16-Bit; Slot 5.	
7:4	Reserved (Read to Clear)	
1	Bus Master Error (Read to Clear): Hardware encountered a second EOP before software 0 = No; 1 = Yes.	e has cleared the first?
	If hardware encounters a second EOP (end of page) before software has cleared the first, pause until this register is read to clear the error.	it causes the bus master to
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in 0 = No; 1 = Yes.	the PRD table (bit 30)?
Note: Mu	st be read and written as a BYTE.	
Offset 32h	i-33h Not Used	
Offset 34h	1-37h Audio Bus Master 2 PRD Table Address (R/W)	Reset Value = 0000000001
Audio Bu	s Master 2: Output to Codec; 16-Bit; Slot 5.	
21.0	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer fo	r Audio Bus Master 2.
31:2	When written, this register points to the first entry in a PRD table. Once Audio Bus Master	
31.2	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.	
1:0	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.	

Bit	Description	
Offset 38h	Audio Bus Master 3 Command Register (R/W)	Reset Value = 00h
Audio Bus	Master 3: Input from Codec; 16-Bit; Slot 5.	
7:4	Reserved: Set to 0. Must return 0 on reads.	
Read or Write Control: Set the transfer direction of Audio Bus Master 3: 0 = PCI reads performed;		l;
	<ul><li>1 = PCI writes performed.</li><li>This bit must be set to 1 (write) and should not be changed when the bus master is active.</li></ul>	
2:1	Reserved: Set to 0. Must return 0 on reads.	
0	<b>Bus Master Control:</b> Controls the state of the Audio Bus Master 3: 0 = Disable; 1 = Enable.	
	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to 0, the b either paused or reached EOT. Writing this bit to 0 while the bus master is operating results in unpincluding the possibility of the bus master state machine crashing. The only recovery from this con	redictable behavior
	be read and written as a BYTE.	
Offset 39h	Audio Bus Master 3 SMI Status Register (RC)	Reset Value = 00h
Audio Bus	Master 3: Input from Codec; 16-Bit; Slot 5.	
7:4	Reserved (Read to Clear)	
1	Bus Master Error (Read to Clear): Hardware encountered a second EOP before software has cleared th 0 = No; 1 = Yes.	
	If hardware encounters a second EOP (end of page) before software has cleared the first, it cause pause until this register is read to clear the error.	s the bus master to
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in the PRI 0 = No; 1 = Yes.	D table (bit 30)?
Note: Mus	be read and written as a BYTE.	
Offset 3Ah	3Bh Not Used	
Offset 3Ch	3Fh Audio Bus Master 3 PRD Table Address (R/W) Res	et Value = 00000000h
Audio Bus	Master 3: Input from Codec; 16-Bit; Slot 5.	
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for Audio I	Bus Master 3.
l.	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 3 is enal	
	ter bit $0 = 1$ ], it loads the pointer and updates this register to the next PRD by adding 08h.	oled (Command Regis
		oled (Command Regis
1:0	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.	oled (Command Regis
1:0 Offset 40h	ter bit $0 = 1$ ], it loads the pointer and updates this register to the next PRD by adding 08h. When read, this register points to the next PRD.	oled (Command Regis  Reset Value = 00h
Offset 40h	ter bit $0 = 1$ ], it loads the pointer and updates this register to the next PRD by adding 08h. When read, this register points to the next PRD. <b>Reserved:</b> Set to 0.	Reset Value = 00h
Offset 40h	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)	Reset Value = 00h
Offset 40h Audio Bus	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)  Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).	Reset Value = 00h
Offset 40h Audio Bus 7:4	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)  Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).  Reserved: Set to 0. Must return 0 on reads.  Read or Write Control: Set the transfer direction of Audio Bus Master 4: 0 = PCI reads performed.	Reset Value = 00h
Offset 40h Audio Bus 7:4	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)  Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).  Reserved: Set to 0. Must return 0 on reads.  Read or Write Control: Set the transfer direction of Audio Bus Master 4: 0 = PCI reads performed 1 = PCI writes performed.	Reset Value = 00h
Offset 40h Audio Bus 7:4 3	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)  Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).  Reserved: Set to 0. Must return 0 on reads.  Read or Write Control: Set the transfer direction of Audio Bus Master 4: 0 = PCI reads performed 1 = PCI writes performed.  This bit must be set to 0 (read) and should not be changed when the bus master is active.	Reset Value = 00h
Offset 40h Audio Bus 7:4 3 2:1	ter bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.  When read, this register points to the next PRD.  Reserved: Set to 0.  Audio Bus Master 4 Command Register (R/W)  Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).  Reserved: Set to 0. Must return 0 on reads.  Read or Write Control: Set the transfer direction of Audio Bus Master 4: 0 = PCI reads performed 1 = PCI writes performed.  This bit must be set to 0 (read) and should not be changed when the bus master is active.  Reserved: Set to 0. Must return 0 on reads.	Reset Value = 0

Bit	Description
Offset 41h	Audio Bus Master 4 SMI Status Register (RC) Reset Value = 00h
Audio Bus	Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).
7:4	Reserved (Read to Clear)
1	Bus Master Error (Read to Clear): Hardware encountered a second EOP before software has cleared the first? 0 = No; 1 = Yes.
	If hardware encounters a second EOP (end of page) before software has cleared the first, it causes the bus master to pause until this register is read to clear the error.
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in the PRD table (bit 30)? 0 = No; 1 = Yes.
Note: Mu	st be read and written as a BYTE.
Offset 42h	-43h Not Used
Offset 44h	-47h Audio Bus Master 4 PRD Table Address (R/W) Reset Value = 00000000h
Audio Bus	Master 4: Output to Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[19] selects slot).
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for Audio Bus Master 4.
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 4 is enabled (Command Register bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.
	When read, this register points to the next PRD.
1:0	Reserved: Set to 0.
Offset 48h Audio Bus	Audio Bus Master 5 Command Register (R/W)  Reset Value = 00i  Master 5: Input from Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[20] selects slot).
7:4	Reserved: Set to 0. Must return 0 on reads.
3	Read or Write Control: Set the transfer direction of Audio Bus Master 5: 0 = PCI reads performed;
	1 = PCI writes performed.  This bit must be set to 1 (write) and should not be changed when the bus master is active.
2:1	Reserved: Set to 0. Must return 0 on reads.
0	Bus Master Control: Controls the state of the Audio Bus Master 5: 0 = Disable; 1 = Enable.
	Setting this bit to 1 enables the bus master to begin data transfers. When writing this bit to 0, the bus master must be either paused or reached EOT. Writing this bit to 0 while the bus master is operating results in unpredictable behavior including the possibility of the bus master state machine crashing. The only recovery from this condition is a PCI reset.
Note: Mu	st be read and written as a BYTE.
Offset 49h	Audio Bus Master 5 SMI Status Register (RC) Reset Value = 00h
Audio Bus	Master 5: Input from Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[20] selects slot).
7:4	Reserved (Read to Clear)
1	Bus Master Error (Read to Clear): Hardware encountered a second EOP before software has cleared the first?  0 = No; 1 = Yes.
	If hardware encounters a second EOP (end of page) before software has cleared the first, it causes the bus master to pause until this register is read to clear the error.
0	End of Page (Read to Clear): Bus master transferred data which is marked by EOP bit in the PRD table (bit 30)? 0 = No; 1 = Yes.
Note: Mu	st be read and written as a BYTE.
Offset 4Al	n-4Bh Not Used
Offset 4Cl	n-4Fh Audio Bus Master 5 PRD Table Address (R/W) Reset Value = 000000000
Audio Bus	Master 5: Input from Codec; 16-Bit; Slot 6 or 11 (F3BAR+Memory Offset 08h[20] selects slot).
31:2	Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for Audio Bus Master 5.
	When written, this register points to the first entry in a PRD table. Once Audio Bus Master 5 is enabled (Command Register bit 0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.
	lan turi tu tu tu tu tu tu tu tu tu tu tu tu tu
1:0	When read, this register points to the next PRD.  Reserved: Set to 0.

#### 4.3.5 Video Controller Registers - Function 4

The register space for the video controller is divided into two sections. The first section is used to configure the PCI portion of the controller. A Base Address Register at F4 Index 10h (F4BAR) points to the base address of where the second portion of the register space is located. The second section contains the registers used by the video controller to carry out video operations.

Table 4-21 shows the PCI header registers of F4. The memory mapped registers accessed through F4BAR, and shown in Table 4-22, must be accessed using DWORD operations. When writing to one of these 32-bit registers, all four bytes must be written.

Table 4-21. F4 Index xxh: PCI Header Registers for Video Controller Configuration

Bit	Description		
Index 00l	n-01h	Vendor Identification Register (RO)	Reset Value = 1078h
Index 02l	n-03h	Device Identification Register (RO)	Reset Value = 0104h
Index 04l	า-05h	PCI Command Register (R/W)	Reset Value = 0000h
15:2	Reserved (Read Only	(1)	
1	, ,	<b>Memory Space:</b> Allow CS5530 to respond to memory cycles from the PCI bus: 0 = Disable; 1 = Enable. This bit must be enabled to access memory offsets through F4BAR (F4 Index 10h).	
0	Reserved (Read Only	<b>(</b> )	
Index 06l	1-07h	PCI Status Register (RO)	Reset Value = 0280h
Index 08l	1	Device Revision ID Register (RO)	Reset Value = 00h
Index 09l	ո-0Bh	PCI Class Code Register (RO)	Reset Value = 030000h
Index 0C	h	PCI Cache Line Size Register (RO)	Reset Value = 00h
Index 0D	h	PCI Latency Timer Register (RO)	Reset Value = 00h
Index 0E	h	PCI Header Type (RO)	Reset Value = 00h
Index 0FI	n	PCI BIST Register (RO)	Reset Value = 00h
Index 10	n-13h	Base Address Register - F4BAR (R/W)	Reset Value = 00000000h
0		s of the memory mapped video controller registers. Bits [11:0] ange. Refer to Table 4-22 for the video controller register bit form	, ,
31:12	Video Controller and	Clock Control Base I/O Address	
11:0	Address Range (Rea	d Only)	
Index 14	n-FFh	Reserved	

Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers

Bit	Description				
Offset 00h	-03h	Video Configuration Reg	ister (R/W)	Reset Value = 00000000h	
31	Reserved: Set to 0				
30	High Speed Timing for Video Int	erface: High speed timings	for the video interface:	0 = Disable; 1= Enable.	
	If bit 30 is enabled, bit 25 should b	e set to 0.			
29	<b>16-bit Video Interface:</b> Allow video interface to be 16 bits: 0 = Disable; 1= Enable.				
	If bit 29 is enabled, 8 bits of pixel of	ata is used for video. The 2	4-bit pixel data is then	dithered to 16 bits.	
	Note: F4BAR+Memory Offset 04	n[25] should be set to the sa	ame value as this bit (bi	it 29).	
28 YUV 4:2:2 or 4:2:0 Mode: 0 = 4:2:2 Mode; 1= 4:2:0 Mode.					
	If 4:2:0 mode is selected, bits [3:2] should be set to 01 if in 8-bit video mode and 10 if in 16-bit video mode.		f in 16-bit video mode.		
	Note: The GXLV processor does	not support 4:2:0 mode.			
27	Video Line Size (DWORDs): This	is the MSB of the Video Lir	ne Size (DWORDs). Se	e bits [15:8] for description.	
26	Reserved: Set to 0				
25	<b>Early Video Ready:</b> Generate VID port operation: 0 = Disable; 1 = Er		If VID_CLK period early	y to improve the speed of the video	
	If bit 30 is enabled, this bit (bit 25)	should be set to 0.			
24	Initial Buffer Read Address: This	is the MSB of the Initial Bu	ffer Read Address. See	e bits [23:16] for description.	
23:16	<b>Initial Buffer Read Address:</b> This field is used to preload the starting read address for the line buffers at the beginning o each display line. It is used for hardware clipping of the video window at the left edge of the active display. It represents the DWORD address of the source pixel which is to be displayed first. For an unclipped window, this value should be 0.				
15:8	Video Line Size (DWORDs): This	field represents the horizor	ntal size of the source v	video data in DWORDs.	
7	Y Filter Enable: Vertical filter: 0 =	Disable; 1= Enable.			
6	X Filter Enable: Horizontal filter: (	) = Disable; 1 = Enable.			
5		converter to be bypassed. P		ying an RGB graphics overlay rathe	
4	<b>GV Select:</b> Selects whether graph 0 = Video data; 1 = Graphics data	•	sed through the scaler	hardware:	
3:2	Video Input Format: This field de	fines the byte ordering of th	e video data on the VII	D DATA bus.	
	8-Bit Mode (Value Byte Order [0:3]		16-Bit Mode (Value Byte		
	00 = U Y0 V Y1 (also used for RG			sed for RGB 5:6:5 input)	
	01 = Y1 V Y0 U or 4:2:0		01 = Y0 U Y1 V	_	
	10 = Y0 U Y1 V 11 = Y0 V Y1 U		10 = Y1 V Y0 U or 4:2:0 11 = Reserved	)	
	If bit 28 is enabled, these bits (bits			d 10 if in 16-bit video mode	
	<b>Note:</b> U = Cb, V = Cr	[0.2]) dilodid be det to or ii	in o bit video mode and	a to it iii to bit video iiiodo.	
1	Video Register Update: Allow vid vertical sync: 0 = Disable; 1 = Ena		ers to be updated simu	ultaneously on next occurrence of	
0	Video Enable: Video acceleration		Enable.		
Offset 04h	-07h	Display Configuration Reg	nister (R/W)	Reset Value = 000000000	
31	DDC Input Data (Read Only): Th	. , ,	· ,	Tieset value = 00000001	
30	Red Comparator (Read Only): The				
	. , ,		·	tor	
29	Green Comparator (Read Only):  Blue Comparator (Read Only): T		•		
28	. ` ',		· · · · · · · · · · · · · · · · · · ·		
27	Flat Panel On (Read Only): This bit indicates whether the attached flat panel display is powered on or off. The bit transitions at the end of the power-up or power-down sequence. 0 = Off; 1 = On.				
26	When enabled, an external voltage	reference should be conne		oltage reference for the video DAC. N pin. When disabled, the DAC inter	
25	nal voltage reference will be used. 0 = Disable; 1 = Enable.  16-Bit Graphics Enable: This bit works in conjunction with the 16-bit Video Interface bit at F4BAR+Memory Offset 00h[29]. This bit should be set to the same value as the 16-bit Video Interface bit.				
24	DDC Output Enable: This bit ena 1 = DDC_SDA pin is output.			0 = DDC_SDA pin is input;	
	DDC Output Data: This is the DD				

## Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers (Continued)

Bit	Description	
22	DDC Clock: This is the DDC clock bit. It is used to clock the DDC_SDA bit.	
21	Palette Bypass: Selects whether graphics or video data should bypass the gamma RAM: 0 = Video data; 1 = Graphics data.	
20	Video/Graphics Color Key Select: Selects whether the video or graphics data stream will be used for color/chroma key ing. 0 = Graphics data is compared to color key; 1 = Video data is compared to color key.	
19:17	<b>Power Sequence Delay:</b> This field selects the number of frame periods that transpire be the power sequence control lines. Valid values are 001h to 111h.	etween successive transitions of
16:14	<b>CRT Sync Skew:</b> This 3-bit field represents the number of pixel clocks to skew the horizon sent to the CRT. This field should be programmed to 100 as the baseline. The syncs may relative to the pixel data via this register. It is used to compensate for the pipeline delay the	y be moved forward or backward
13	Flat Panel Dither Enable: This bit enables flat panel dithering. It enables 24 bpp display 18-bit flat panel display. 0 = Disable; 1 = Enable.	data to be approximated with an
12	<b>XGA Flat Panel:</b> This bit enables the FP_CLK_ EVEN output signal which can be used t into even and odd pixels. 0 = Standard flat panel; 1 = XGA flat panel.	to demultiplex the FP_DATA bus
11	Flat Panel Vertical Synchronization Polarity: Selects the flat panel vertical sync polarity 0 = FP vertical sync is normally low, transitioning high during sync interval.  1 = FP vertical sync is normally high, transitioning low during sync interval.	ity:
10	Flat Panel Horizontal Synchronization Polarity: Selects the flat panel horizontal sync 0 = FP horizontal sync is normally low, transitioning high during sync interval.  1 = FP horizontal sync is normally high, transitioning low during sync interval.	polarity:
9	CRT Vertical Synchronization Polarity: Selects the CRT vertical sync polarity:  0 = CRT vertical sync is normally low, transitioning high during sync interval.  1 = CRT vertical sync is normally high, transitioning low during sync interval.	
8	CRT Horizontal Synchronization Polarity: Selects the CRT horizontal sync polarity:  0 = CRT horizontal sync is normally low, transitioning high during sync interval.  1 = CRT horizontal sync is normally high, transitioning low during sync interval.	
7	Flat Panel Data Enable: Enables the flat panel data bus:  0 = FP_DATA [17:0] is forced low;  1 = FP_DATA [17:0] is driven based upon power sequence control.	
6	Flat Panel Power Enable: The transition of this bit initiates a flat panel power-up or power or the power-up flat panel;  1 -> 0 = Power-down flat panel.	er-down sequence:
5	<b>DAC Power-down (active low):</b> This bit must be set to power-up the video DACs. It can video DACs when not in use. 0 = DACs are powered down; 1 = DACs are powered up.	be cleared to power-down the
4	Reserved: Set to 0.	
3	DAC Blank Enable: This bit enables the blank to the video DACs.  0 = DACs are constantly blanked; 1 = DACs are blanked normally.	
2	CRT Vertical Sync Enable: Enables the CRT vertical sync. Used for VESA DPMS supp	ort. 0 = Disable; 1 = Enable.
1	<b>CRT Horizontal Sync Enable:</b> Enables the CRT horizontal sync. Used for VESA DPMS 0 = Disable; 1 = Enable.	support.
0	Display Enable: Enables the graphics display pipeline. It is used as a reset for the display control logic.  0 = Reset display control logic; 1 = Enable display control logic	
Offset 08h	-0Bh Video X Register (R/W)	Reset Value = xxxxxxxxx
31:27	Reserved: Set to 0.	
26:16	<b>Video X End Position:</b> This field represents the horizontal end position of the video wind formula: Position programmed = screen position + (H_TOTAL - H_SYNC_END) - 13.	dow according to the following
15:11	Reserved: Set to 0.	
10:0	Video X Start Position: This field represents the horizontal start position of the video wi formula: Position programmed = screen position + (H TOTAL - H SYNC END) - 13.	indow according to the following

#### Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers (Continued)

Bit	Description	
Offset 0C	h-0Fh Video Y Register (R/W)	Reset Value = xxxxxxxxx
31:27	Reserved: Set to 0.	
26:16	<b>Video Y End Position:</b> This field represents the vertical end position of the video window according to the following formula: Position programmed = screen position + (V_TOTAL – V_SYNC_END) + 1.	
15:11	Reserved: Set to 0.	
10:0	Video Y Start Position: This field represents the vertical start position of the video w mula: Position programmed = screen position + (V_TOTAL - V_SYNC_END) + 1.	vindow according to the following for
Offset 10	n-13h Video Scale Register (R/W)	Reset Value = xxxxxxxxx
31:30	Reserved: Set to 0.	
29:16	Video Y Scale Factor: This field represents the video window vertical scale factor action formula:  VID_Y_SCL = 8192 * (Ys - 1) / (Yd - 1)  Where:  Ys = Video Source vertical size in lines  Yd = Video Destination vertical size in lines	ccording to the following
15:14	Reserved: Set to 0.	
13:0	Video X Scale Factor: This field represents the video window horizontal scale factor formula:  VID_X_SCL = 8192 * (Xs - 1) / (Xd - 1)  Where:  Xs = Video Source horizontal size in pixels  Xd = Video Destination horizontal size in pixels	according to the following
Offset 14	n-17h Video Color Key Register (R/W)	Reset Value = xxxxxxxxx
31:24	Reserved: Set to 0.	
23:0	Video Color Key: This field represents the video color key. It is a 24-bit RGB value. compared may be masked prior to the compare by programming the Video Color Mas 18h) appropriately.	
Offset 18	n-1Bh Video Color Mask Register (R/W)	Reset Value = xxxxxxxxx
31:24	Reserved: Set to 0.	
23:0	Video Color Mask: This field represents the video color mask. It is a 24-bit RGB value corresponding bits in the graphics or video stream being compared to be ignored.	ue. Zeroes in the mask cause the
Offset 1C	h-1Fh Palette Address Register (R/W)	Reset Value = xxxxxxxxx
31:8	Reserved: Set to 0.	
7:0	Palette Address: The value programmed is used to initialize the palette address cou	ınter.
Offset 20	n-23h Palette Data Register (R/W)	Reset Value = xxxxxxxxx
31:24	Reserved: Set to 0.	
23:0	Palette Data: This register contains the read or write data for a Gamma RAM access	S
Offset 24	n-27h DOT Clock Configuration Register (R/W)	Reset Value = 000000001
31	Reset: Reset the PLL: 0 = Normal operation; 1 = Reset	
30	Half Clock: 0 = Enable; 1 = Disable.	
	For odd post divisors, half clock enables the falling edge of the VCO clock to be used post divider output to more closely approximate a 50% output duty cycle.	I to generate the falling edge of the
	1 7 11	

Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers (Continued)

Bit	Description				
28:24	5-Bit DCLK PLL Post Divisor (PD) Value: Selects value of 1 to 31:				
	00000 = PD divisor of 8         01000 = PD divisor of 10         10000 = PD divisor of 9         11000 = PD divisor of 11           00001 = PD divisor of 6         01001 = PD divisor of 20         10001 = PD divisor of 7         11001 = PD divisor of 21           00010 = PD divisor of 18         01010 = PD divisor of 14         10010 = PD divisor of 19         11010 = PD divisor of 15           00011 = PD divisor of 4         01011 = PD divisor of 26         10011 = PD divisor of 5         11011 = PD divisor of 27           00100 = PD divisor of 12         01100 = PD divisor of 22         10100 = PD divisor of 13         11100 = PD divisor of 23           00101 = PD divisor of 16         01101 = PD divisor of 28         10101 = PD divisor of 17         11101 = PD divisor of 29           00110 = PD divisor of 24         01110 = PD divisor of 30         10110 = PD divisor of 25         11110 = PD divisor of 31           00111 = PD divisor of 2         01111 = PD divisor of 1*         10111 = PD divisor of 3         11111 = RSVD   *See bit 11 description.				
23	Plus 1 (+1): Adds 1 or 0 to FD (DCLK PLL VCO Feedback Divisor) parameter in equation (see Note): 0 = Add 0 to FD; 1 = Add 1 to FD				
22:12	<b>N:</b> This bit represents "N" in the equation (see Note). It is used to solve the value of FD (DCLK PLL VCO Feedback Div sor). N can be a value of 1 to 400. For all values of N, refer to Table 4-23.				
11	CLK_ON: 0 = PLL disable; 1 = PLL enable. If PD = 1 (i.e., bits [28:24] = 01111) the PLL is always enabled.				
10	DOT Clock Select: 0 = DCLK; 1 = TV_CLK.				
9	Select Feedback Source: 0 = DPLL; 1 = FREF.				
8	Bypass PLL: Connects the input of the PLL directly to the output of the PLL: 0 = Normal Operation; 1 = Bypass PLL.  If this bit is set to 1, the input of the PLL bypasses the PLL and resets the VCO control voltage, which in turn powers down the PLL. Allow 0.5 ms for the control voltage to be driven to 0V.				
7:6	Reserved: Set to 0.				
5	PLL Lock Indictor: 0 = PLL has not locked on frequency; 1 = PLL has locked on frequency.				
4:3	Reserved: Set to 0.				
2:0	PLL Input Divide (ID) Value: Selects value of 2 to 9 (see Note):  000 = ID divisor of 2  001 = ID divisor of 3  101 = ID divisor of 7  010 = ID divisor of 4  110 = ID divisor of 8  011 = ID divisor of 5  111 = ID divisor of 9				
Note:	To calculate DCLK output frequency:  Equation #1: DCLK = [CLK_14MHZ * FD] ÷ [PD *ID]  Condition: 140 MHz < [DCLK * PD] < 300 MHz  Where: CLK_14MHZ is pin P24  FD is derived from N see equation #2 and #3:  PD is derived from bits [28:24]  ID is derived from bits [2:0]  Equation #2: If FD is an odd number then: FD = 2*N +1  Equation #3: If FD is an even number then: FD = 2*N +0  Where: N is derived from bits [22:12]  +1 is achieved by setting bit 23 to 1. +0 s achieved by clearing bit 23 to 0.				

#### Table 4-22. F4BAR+Memory Offset xxh: Video Controller Configuration Registers (Continued)

Bit	Description	
Offset 28	h-2Bh CRC Signature and TFT/TV Configuration Register (R/W)	Reset Value = 00000100h
31:8	24-Bit Video Signature Data (Read Only)	
7	SYNC Override: Drive VSYNC_OUT on FP_VSYNC_OUT and HSYNC_OUT on FP_HSYNC_OUT:  0 = Disable; 1 = Enable.	
6	Invert FP_CLK: 0 = Disable; 1 = Enable. (Applicable for TV not TFT.)	
5	Invert FP_CLK_EVEN: 0 = Disable; 1 = Enable.	
4:3	Reserved (Read Only)	
2	Signature Free Run: 0 = Disable; 1 = Enable.	
	When high, with the signature enabled, the signature generator captures data continuously across multiple frames. This bit may be set high when the signature is started, then later set low, which causes the signature generation process to stop at the end of the current frame.	
1	FP_HSYNC_OUT Delay: 0 = Disable; 1 = Enable. (Applicable for TFT not TV.)	
	When SYNC Override (bit 7) is high, this bit (bit 1) can be set high to delay FP_HSYNC_0 cycles. When the SYNC Override (bit 7) is low, this bit should also be set low.	OUT by an extra two clock
0	Signature Enable: 0 = Disable; 1= Enable.	
	When low the signature register is reset to 000001h and held (no capture). When high, the pixel data signature with each pixel clock beginning with the next vsync.	signature register captures the

Table 4-23. F4BAR+Memory Offset 24h[22:12] Decode (Value of "N")

N	Reg. Value		N	Reg. Value		N	Reg. Value	N		eg. alue		N	Reg. Value		N	Reg. Value	N	Reg. Value		N	Reg. Value
400	33A		349	23		298	331	24	7 7	'D0		196	143		145	551	94	19E		43	161
399	674		348	47		297	662	24	3 7	'A1		195	286		144	2A3	93	33C		42	2C2
398	4E8		347	8F		296	4C4	24	5 7	<b>'</b> 43		194	50D		143	547	92	678		41	585
397	1D0		346	11F		295	188	24	4 6	87		193	21B		142	28F	91	4F0		40	30B
396	3A0	L	345	23E		294	310	24	3 5	0E		192	437		141	51F	90	1E0		39	616
395	740		344	47D		293	620	24	2 2	1D		191	6E		140	23F	89	3C0		38	42C
394	681		343	FA		292	440	24		3B		190	DD		139	47F	88	780		37	58
393	502		342	1F5		291	80	24	_	76		189	1BB		138	FE	87	701		36	B1
392	205		341	3EA		290	101	23		ΞD		188	376		137	1FD	86	603		35	163
391	40B		340	7D4		289	202	23	_	DB		187	6EC		136	3FA	85	406		34	2C6
390	16		339	7 <b>A</b> 9		288	405	23		B6		186	5D8		135	7F4	84	С		33	58D
389	2D		338	753		287	Α	23		GC		185	3B1		134	7E9	83	19		32	31B
388	5B		337	6A7		286	15	23	_	D9		184	762		133	7D3	82	33		31	636
387	B7		336	54E		285	2B	23		B2		183	6C5		132	7 <b>A</b> 7	81	67		30	46C
386	16F	-	335	29D		284	57	23	_	365		182	58A		131	74F	80	CF		29	D8
385	2DE	-	334	53B		283	AF	23	_	CA		181	315		130	69F	79	19F		28	1B1
384	5BD	-	333	277		282	15F	23		94		180	62A		129	53E	78	33E		27	362
383	37B	<u> </u>	332	4EF		281	2BE	23	_	329		179	454		128	27D	77	67C		26	6C4
382	6F6	<u> </u>	331	1DE		280	57D	22		552		178	A8		127	4FB	76	4F8		25	588
381	5EC	-	330	3BC		279	2FB	22		A4		177	151		126	1F6	75	1F0		24	311
380	3D9	<u> </u>	329	778		278	5F7	22		48		176	2A2		125	3EC	74	3E0		23	622
379	7B2	-	328	6F1		277	3EF	22	_	290		175	545		124	7D8	73	7C0		22	444
378	765	-	327	5E2		276	7DE	22		521		174	28B		123	7B1	72	781		21	88
377	6CB	-	326	3C5		275	7BD	22	_	243		173	517		122	763	71	703		20	111
376	596	-	325	78A		274	77B	22		187		172	22F		121	6C7	70	607		19	222
375	32D	-	324	715		273	6F7	22		0E		171	45F		120	58E	69	40E		18	445
374	65A	-	323	62B		272	5EE 3DD	22	-	1C		170	BE		119	31D	68 67	1C		17	8A
373	4B4	-	322	456		271		22		139		169	17D		118	63A		39		16	115
372	168 2D0	-	321 320	AC 159		270	7BA 775	21	_	72 E5		168 167	2FA 5F5		117 116	474 E8	66 65	73 E7		15 14	22A
371	5A1	<b> </b>		2B2		269	6EB	21	_	CB			3EB		115	1D1	64	1CF		13	455
370 369	343	-	319 318	565		268 267	5D6	21		СБ 396		166 165	7D6		114	3A2	63	39E		12	AA 155
368	686	<b> </b>	317	2CB		266	3AD	21		2C		164	7AD		113	744	62	73C		11	2AA
367	50C	-	316	597		265	75A	21	_	559		163	75B		112	689	61	679		10	555
366	219	-	315	32F		264	6B5	21		B2		162	6B7		111	512	60	4F2		9	2AB
365	433	-	314	65E		263	56A	21:	_	64		161	56E		110	225	59	1E4		8	557
364	66	-	313	4BC		262	2D5	21		:C8		160	2DD		109	44B	58	3C8		7	2AF
363	CD	-	312	178		261	5AB	21	-	591		159	5BB		108	96	57	790		6	55F
362	19B	-	311	2F0		260	357	20	_	323		158	377		107	12D	56	721		5	2BF
361	336	-	310	5E1		259	6AE	20		646		157	6EE		106	25A	55	643		4	57F
360	66C	-	309	3C3		258	55C	20	_	.8C		156	5DC		105	4B5	54	486		3	2FF
359	4D8	-	308	786		257	2B9	20	-	18		155	3B9		104	16A	53	10C		2	5FF
358	1B0	-	307	70D		256	573	20:		230		154	772		103	2D4	52	218		1	3FF
357	360	-	306	61B		255	2E7	20	_	161		153	6E5		102	5A9	51	431	L		
356	6C0	-	305	436		254	5CF	20	_	C2		152	5CA		101	353	50	62			
355	580	-	304	6C		253	39F	20		85		151	395		100	6A6	49	C5			
354	301	-	303	D9		252	73E	20	_	80A		150	72A		99	54C	48	18B			
353	602		302	1B3		251	67D	20	_	614		149	655	ĺ	98	299	47	316			
352	404	<del> </del>	301	366		250	4FA	19		128		148	4AA		97	533	46	62C			
351	8	1	300	6CC		249	1F4	19		50		147	154	ĺ	96	267	45	458			
350	11		299	598		248	3E8	19	_	A1		146	2A8	ĺ	95	4CF	44	B0			
	-	, L			l						)			•				-	ļi.		

#### 4.4 USB CONTROLLER REGISTERS - PCIUSB

The registers designated as PCIUSB are 32-bit registers decoded from the PCI address bits 7 through 2 and C/BE[3:0]#, when IDSEL is high, AD[10:8] select the appropriate function, and AD[1:0] are '00'. Bytes within a 32-bit address are selected with the valid byte enables. All registers can be accessed via 8-, 16-, or 32-bit cycles

(i.e., each byte is individually selected by the byte enables.) Registers marked as reserved, and reserved bits within a register are not implemented and should return 0s when read. Writes have no effect for reserved registers. Table 4-24 gives the bit formats for the USB controller's PCI configuration registers.

Table 4-24. PCIUSB Index xxh: USB Controller Registers

Index 00h						
	-01h Vendor Identification Register (RO)	Reset Value = 0E11h				
Index 02h	-03h Device Identification Register (RO)	Reset Value = A0F8h				
Index 04h	-05h Command Register (R/W)	Reset Value = 0000h				
15:10	Reserved: Set to 0.					
9	Fast Back-to-Back Enable (Read Only): USB only acts as a master to a single device, so needed. It is always disabled (must always be set to 0).	o this functionality is not				
8	SERR#: USB asserts SERR# when it detects an address parity error: 0 = Disable; 1 = En	able.				
7	Wait Cycle Control: USB does not need to insert a wait state between the address and databled (bit is set to 0).	ata on the AD lines. It is always				
6	<b>Parity Error:</b> USB asserts PERR# when it is the agent receiving data and it detects a data 0 = Disable; 1 = Enable.	a parity error:				
5	VGA Palette Snoop Enable (Read Only): USB does not support this function. It is always	s disabled (bit is set to 0).				
4	Memory Write and Invalidate: Allow USB to run Memory Write and Invalidate commands	s: 0 = Disable; 1 = Enable.				
	The Memory Write and Invalidate Command will only occur if the cacheline size is set to 32 bytes and the memory write is exactly one cache line.					
	If the CS5530 is being used in a GXLV processor based system, this bit must be set to 0.					
3	Special Cycles: USB does not run special cycles on PCI. It is always disabled (bit is set to	0 0).				
2	<b>PCI Master Enable:</b> Allow USB to run PCI master cycles: 0 = Disable; 1 = Enable.					
1	<b>Memory Space:</b> Allow USB to respond as a target to memory cycles: 0 = Disable; 1 = End	able.				
0	I/O Space: Allow USB to respond as a target to I/O cycles: 0 = Disable; 1 = Enable.					
Index 06h	-07h Status Register (R/W)	Reset Value = 0280h				
15	<b>Detected Parity Error:</b> This bit is set whenever the USB detects a parity error, even if the tion Enable Bit (Command Register, bit 6) is disabled. Write 1 to clear.	Parity Error (Response) Detec-				
14	SERR# Status: This bit is set whenever the USB detects a PCI address error. Write 1 to c	clear.				
13	<b>Received Master Abort Status:</b> This bit is set when the USB, acting as a PCI master, ab Write 1 to clear.	orts a PCI bus memory cycle.				
12	<b>Received Target Abort Status:</b> This bit is set when a USB generated PCI cycle (USB is to PCI target. Write 1 to clear.	he PCI master) is aborted by a				
11	Signaled Target Abort Status: This bit is set whenever the USB signals a target abort. W	/rite 1 to clear.				
10:9	<b>DEVSEL# Timing (Read Only):</b> These bits indicate the DEVSEL# timing when performing DEVSEL# is asserted to meet the medium timing, these bits are encoded as 01b.	g a positive decode. Since				
8	<b>Data Parity Reported:</b> Set to 1 if the Parity Error Response bit (Command Register bit 6) is asserted while acting as PCI master (whether PERR# was driven by USB or not).	s set, and USB detects PERR#				
7	Fast Back-to-Back Capable: USB does support fast back-to-back transactions when the same agent. This bit is always 1.	transactions are not to the				
	Reserved: Set to 0.					
6:0						
Note: The	e PCI Specification defines this register to record status information for PCI related events. T wever, writes can only reset bits. A bit is reset whenever the register is written and the data in	•				

#### Table 4-24. PCIUSB Index xxh: USB Controller Registers (Continued)

	Table 4-24. PCIUSB Index xxh: USB Controller Registers (Con	ntinued)
Bit	Description	
Index 09h	-0Bh PCI Class Code Register (RO)	Reset Value = 0C0310h
Ū	er identifies this function as an OpenHCl device. The Base Class is 0Ch (Serial Bus Controlle al Bus). The Programming Interface is 10h (OpenHCl).	er). The Sub Class is 03h (Uni
Index 0Ch	Cache Line Size Register (R/W)	Reset Value = 00h
cacheline : as 00h.	er identifies the system cacheline size in units of 32-bit words. USB will only store the value of 32 bytes is the only value applicable to the design. Any value other than 08h written to 530 is being used in a GXLV processor based system, this register must be set to 00h.	
Index 0Dh	Latency Timer Register (R/W)	Reset Value = 00h
	er identifies the value of the latency timer in PCI clocks for PCI bus master cycles.	Troot value = 001
Index 0Eh	· · · · · · · · · · · · · · · · · · ·	Reset Value = 00h
	er identifies the type of the predefined header in the configuration space. Since USB is a single	
	I bridge, this byte should be read as 00h.	gio fariolion dovido and fiot a
Index 0Fh	BIST Register (RO)	Reset Value = 00h
This regist	er identifies the control and status of Built In Self Test. USB does not implement BIST, so this	s register is read only.
Index 10h	-13h Base Address Register (R/W)	Reset Value = 00000000h
31:12	Base Address: POST writes the value of the memory base address to this register.	
11:4	Always 0: Indicates a 4 KB address range is requested.	
3	Always 0: Indicates there is no support for prefetchable memory.	
2:1	Always 0: Indicates that the base register is 32-bits wide and can be placed anywhere in 3	32-bit memory space.
0	Always 0: Indicates that the operational registers are mapped into memory space.	
Index 14h	-3Bh Reserved	
Index 3Ch	Interrupt Line Register (R/W)	Reset Value = 00h
-	er identifies which of the system interrupt controllers the devices interrupt pin is connected to evice drivers and has no direct meaning to USB.	o. The value of this register is
Index 3Dh	Interrupt Pin Register (RO)	Reset Value = 01h
This regist	er identifies which interrupt pin a device uses. Since USB uses INTA#, this value is set to 01	h.
Index 3Eh	Min. Grant Register (RO)	Reset Value = 00h
-	er specifies the desired settings for how long of a burst USB needs assuming a clock rate of 3 me in units of 1/4 microsecond.	33 MHz. The value specifies a
Index 3Fh	Max. Latency Register (RO)	Reset Value = 00h
	er specifies the desired settings for how often USB needs access to the PCI bus assuming a ifies a period of time in units of 1/4 microsecond.	clock rate of 33 MHz. The
	-43h ASIC Test Mode Enable Register (R/W)	Reset Value = 00000000h
Index 40h		
	ternal debug and test purposes only.	
		Reset Value = 00h
Used for in		Reset Value = 00h
Used for in	ASIC Operational Mode Enable Register (R/W)	

#### 4.5 ISA LEGACY I/O REGISTER SPACE

The bit formats for the ISA Legacy I/O Registers plus two chipset-specific configuration registers used for interrupt mapping in the CS5530 Core Logic are given in this section. These registers reside in the ISA I/O address space in the address range from 000h to FFFh and are accessed through typical input/output instructions (i.e., CPU direct R/W) with the designated I/O port address and 8-bit data. The registers are separated into the following categories:

• DMA Channel Control Registers, see Table 4-25

- DMA Page Registers, see Table 4-26
- Programmable Interval Timer Registers, see Table 4-27
- Programmable Interrupt Controller Registers, see Table 4-28
- · Keyboard Controller Registers, see Table 4-29
- · Real Time Clock Registers, see Table 4-30
- Miscellaneous Registers, see Table 4-31 (includes 4D0h and 4D1h Interrupt Edge/Level Select Registers and ACPI Timer Count Register at I/O Port 121Ch)

#### Table 4-25. DMA Channel Control Registers

	Table 4-25. DWA Challier Control negisters
Bit	Description
I/O Port 0	00h (R/W) DMA Channel 0 Address Register
Written as	two successive bytes, byte 0, 1.
I/O Port 0	01h (R/W) DMA Channel 0 Transfer Count Register
Written as	two successive bytes, byte 0, 1.
I/O Port 0	02h (R/W) DMA Channel 1 Address Register
Written as	two successive bytes, byte 0, 1.
I/O Port 0	03h (R/W) DMA Channel 1 Transfer Count Register
Written as	two successive bytes, byte 0, 1.
I/O Port 0	04h (R/W) DMA Channel 2 Address Register
	two successive bytes, byte 0, 1.
I/O Port 0	05h (R/W) DMA Channel 2 Transfer Count Register
	two successive bytes, byte 0, 1.
I/O Port 0	06h (R/W) DMA Channel 3 Address Register
	two successive bytes, byte 0, 1.
I/O Port 0	07h (R/W) DMA Channel 3 Transfer Count Register
	two successive bytes, byte 0, 1.
I/O Port 0	
Read	DMA Status Register, Channels 3:0
7	Channel 3 Request: Request pending? 0 = No; 1 = Yes.
6	Channel 2 Request: Request pending? 0 = No; 1 = Yes.
5	Channel 1 Request: Request pending? 0 = No; 1 = Yes.
4	Channel 0 Request: Request pending? 0 = No; 1 = Yes.
3	Channel 3 Terminal Count: TC reached? 0 = No; 1 = Yes.
2	Channel 2 Terminal Count: TC reached? 0 = No; 1 = Yes.
1	Channel 1 Terminal Count: TC reached? 0 = No; 1 = Yes.
0	Channel 0 Terminal Count: TC reached? 0 = No; 1 = Yes.
Write	DMA Command Register, Channels 3:0
7	DACK Sense: 0 = Active high; 1 = Active low.
6	<b>DREQ Sense:</b> 0 = Active high; 1 = Active low.
5	Write Selection: 0 = Late write; 1 = Extended write.
4	<b>Priority Mode:</b> 0 = Fixed; 1 = Rotating.
3	Timing Mode: 0 = Normal; 1 = Compressed.
2	Channels 3:0: 0 = Disable; 1 = Enable.
1:0	Reserved: Set to 0.

Table 4-25. DMA Channel Control Registers (Continued)

Bit	Description	
I/O Port 0	009h (WO)	Software DMA Request Register, Channels 3:0
7:3	Reserved: Se	t to 0.
2	Request Type	e: 0 = Reset; 1 = Set.
1:0	Channel Num	ber Request Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3.
I/O Port 0	00Ah (R/W)	DMA Channel Mask Register, Channels 3:0
7:3	Reserved: Se	t to 0.
2	Channel Mas	k: 0 = Not masked; 1 = Masked
1:0	Channel Num	ber Mask Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3
I/O Port 0	00Bh (WO)	DMA Channel Mode Register, Channels 3:0
7:6	Transfer Mod	<b>e:</b> 00 = Demand; 01 = Single; 10 = Block; 11 = Cascade.
5	Address Dire	ction: 0 = Increment; 1 = Decrement.
4	Auto-initialize	e: 0 = Disable; 1 = Enable.
3:2	Transfer Type	2: 00 = Verify; 01 = Memory read; 10 = Memory write; 11 = Reserved.
1:0	Channel Num	ber Mode Select: 00 = Channel 0; 01 = Channel 1; 10 = Channel 2; 11 = Channel 3.
I/O Port 0	00Ch (WO)	DMA Clear Byte Pointer Command, Channels 3:0
I/O Port 0	00Dh (WO)	DMA Master Clear Command, Channels 3:0
I/O Port 0	00Eh (WO)	DMA Clear Mask Register Command, Channels 3:0
I/O Port 0	00Fh (WO)	DMA Write Mask Register Command, Channels 3:0
I/O Port 0	C0h (R/W)	DMA Channel 4 Address Register
Not used.		
I/O Port 0	C2h (R/W)	DMA Channel 4 Transfer Count Register
Not used.		
I/O Port 0	)C4h (R/W)	DMA Channel 5 Address Register
Memory a	address bytes 1 a	and 0.
I/O Port 0	C6h (R/W)	DMA Channel 5 Transfer Count Register
Transfer o	count bytes 1 and	0
I/O Port 0	C8h (R/W)	DMA Channel 6 Address Register
Memory a	address bytes 1 a	and 0.
I/O Port 0	CAh (R/W)	DMA Channel 6 Transfer Count Register
Transfer o	count bytes 1 and	0.
I/O Port 0	CCh (R/W)	DMA Channel 7 Address Register
	address bytes 1 a	and 0.
wemory a		
	CEh (R/W)	DMA Channel 7 Transfer Count Register

#### Table 4-25. DMA Channel Control Registers (Continued)

	lable 4-25. DMA Channel Control Registers (Continued)
Bit	Description
I/O Port 0	D0h (R/W)
Read	DMA Status Register, Channels 7:4
7	Channel 7 Request: Request pending? 0 = No; 1 = Yes.
6	Channel 6 Request: Request pending? 0 = No; 1 = Yes.
5	Channel 5 Request: Request pending? 0 = No; 1 = Yes.
4	Undefined
3	Channel 7 Terminal Count: TC reached? 0 = No; 1 = Yes.
2	Channel 6 Terminal Count: TC reached? 0 = No; 1 = Yes.
1	Channel 5 Terminal Count: TC reached? 0 = No; 1 = Yes.
0	Undefined
Write	DMA Command Register, Channels 7:4
7	DACK Sense: 0 = Active high; 1 = Active low.
6	DREQ Sense: 0 = Active high; 1 = Active low.
5	Write Selection: 0 = Late write; 1 = Extended write.
4	<b>Priority Mode:</b> 0 = Fixed; 1 = Rotating.
3	Timing Mode: 0 = Normal; 1 = Compressed.
2	Channels 7:4: 0 = Disable; 1 = Enable.
1:0	Reserved: Set to 0.
I/O Port 0	D2h (WO) Software DMA Request Register, Channels 7:4
7:3	Reserved: Set to 0.
2	Request Type: 0 = Reset; 1 = Set.
1:0	Channel Number Request Select: 00 = Illegal; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.
I/O Port 0	D4h (R/W) DMA Channel Mask Register, Channels 7:0
7:3	Reserved: Set to 0.
2	Channel Mask: 0 = Not masked; 1 = Masked.
1:0	Channel Number Mask Select: 00 = Channel 4; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.
I/O Port 0	D6h (WO) DMA Channel Mode Register, Channels 7:4
7:6	Transfer Mode: 00 = Demand; 01 = Single; 10 = Block; 11 = Cascade.
5	Address Direction: 0 = Increment; 1 = Decrement.
4	Auto-initialize: 0 = Disabled; 1 = Enable.
3:2	Transfer Type: 00 = Verify; 01 = Memory read; 10 = Memory write; 11 = Reserved.
1:0	Channel Number Mode Select: 00 = Channel 4; 01 = Channel 5; 10 = Channel 6; 11 = Channel 7.
	Channel 4 must be programmed in cascade mode. This mode is not the default.
I/O Port 0	D8h (WO) DMA Clear Byte Pointer Command, Channels 7:4
I/O Port 0	DAh (WO) DMA Master Clear Command, Channels 7:4
I/O Port 0	DCh (WO) DMA Clear Mask Register Command, Channels 7:4
I/O Port 0	DEh (WO) DMA Write Mask Register Command, Channels 7:4

#### **Table 4-26. DMA Page Registers**

D.:-	December:	
Bit	Description	
I/O Port 08	31h (R/W)	DMA Channel 2 Low Page Register
Address bi	ts [23:16] (byte 2).	
I/O Port 08	32h (R/W)	DMA Channel 3 Low Page Register
Address bi	ts [23:16] (byte 2)	
I/O Port 08	33h (R/W)	DMA Channel 1 Low Page Register
Address bi	ts [23:16] (byte 2)	
I/O Port 08	37h (R/W)	DMA Channel 0 Low Page Register
Address bi	ts [23:16] (byte 2)	
I/O Port 08	39h (R/W)	DMA Channel 6 Low Page Register
Address bi	ts [23:16] (byte 2).	
I/O Port 08	BAh (R/W)	DMA Channel 7 Low Page Register
Address bi	ts [23:16] (byte 2).	
I/O Port 08	BBh (R/W)	DMA Channel 5 Low Page Register
Address bi	ts [23:16] (byte 2)	
I/O Port 08	BFh (R/W)	ISA Refresh Low Page Register
Refresh ac	ldress.	
I/O Port 48	31h (R/W)	DMA Channel 2 High Page Register
Address bi	ts [31:24] (byte 3)	Note: This register is reset to 00h on any access to Port 081h.
I/O Port 48	32h (R/W)	DMA Channel 3 High Page Register
Address bi	ts [31:24] (byte 3).	Note: This register is reset to 00h on any access to Port 082h.
I/O Port 48	33h (R/W)	DMA Channel 1 High Page Register
Address bi	ts [31:24] (byte 3).	Note: This register is reset to 00h on any access to Port 083h.
I/O Port 48	37h (R/W)	DMA Channel 0 High Page Register
Address bi	ts [31:24] (byte 3)	Note: This register is reset to 00h on any access to Port 087h.
I/O Port 48	39h (R/W)	DMA Channel 6 High Page Register
Address bi	ts [31:24] (byte 3)	Note: This register is reset to 00h on any access to Port 089h.
I/O Port 48	BAh (R/W)	DMA Channel 7 High Page Register
Address bi	ts [31:24] (byte 3)	Note: This register is reset to 00h on any access to Port 08Ah.
I/O Port 48	BBh (R/W)	DMA Channel 5 High Page Register
Address bi	ts [31:24] (byte 3).	Note: This register is reset to 00h on any access to Port 08Bh.

**Table 4-27. Programmable Interval Timer Registers** 

Bit	Description
I/O Port 0	
Write	PIT Timer 0 Counter
7:0	Counter Value
Read	PIT Timer 0 Status
7	Counter Output: State of counter output signal.
6	Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No.
5:4	Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, followed by MSB.
3:1	Current Counter Mode: 0-5.
0	BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal).
I/O Port 0	41h
Write	PIT Timer 1 Counter (Refresh)
7:0	Counter Value
Read	PIT Timer 1 Status (Refresh)
7	Counter Output: State of counter output signal.
6	Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No.
5:4	Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, followed by MSB.
3:1	Current Counter Mode: 0-5.
0	BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal).
I/O Port 0	42h
Write	PIT Timer 2 Counter (Speaker)
7:0	Counter Value
Read	PIT Timer 2 Status (Speaker)
7	Counter Output: State of counter output signal.
6	Counter Loaded: Last count written is loaded? 0 = Yes; 1 = No.
5:4	Current Read/Write Mode: 00 = Counter latch command; 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, followed by MSB.
3:1	Current Counter Mode: 0-5.
0	BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal).
I/O Port 0	43h (R/W) PIT Mode Control Word Register
7:6	Counter Select: 00 = Counter 0; 01 = Counter 1; 10 = Counter 2; 11 = Read-back command (Note 1).
5:4	Current Read/Write Mode: 00 = Counter latch command (Note 2); 01 = R/W LSB only; 10 = R/W MSB only; 11 = R/W LSB, followed by MSB.
3:1	Current Counter Mode: 0-5.
0	BCD Mode: 0 = Binary; 1 = BCD (binary coded decimal).
	If bits [7:6] = 11: Register functions as Read Status Command Bit 5 = Latch Count, Bit 4 = Latch Status, Bit 3 = Select Counter 2, Bit 2 = Select Counter 1, Bit 0 = Select Counter 0, and Bit 0 = Reserved
2.	If bits [5:4] = 00: Register functions as Counter Latch Command  Bits [7:6] = Selects Counter, and [3:0] = Don't care

**Table 4-28. Programmable Interrupt Controller Registers** 

	Table 4-20. Flogran	mmable Interrupt Controller Registers
Bit	Description	
I/O Port 0	20h / 0A0h (WO)	Master / Slave PIC IWC1
7:5	Reserved: Set to 0.	
4	Reserved: Set to 1.	
3	Trigger Mode: 0 = Edge; 1 = Level.	
2	Vector Address Interval: 0 = 8 byte inter	vals; 1 = 4 byte intervals.
1	Reserved: Set to 0 (cascade mode).	
0	Reserved: Set to 1 (ICW4 must be progra	ammed).
I/O Port 0	21h / 0A1h (WO)	Master / Slave PIC ICW2 (after ICW1 is written)
7:3	A[7:3]: Address lines [7:3] for base vector	for interrupt controller.
2:0	Reserved: Set to 0.	
I/O Port 0	21h / 0A1h (WO)	Master / Slave PIC ICW3 (after ICW2 is written)
Master Pl	C ICW3	
7:0	Cascade IRQ: Must be 04h.	
Slave PIC	ICW3	
7:0	Slave ID: Must be 02h.	
I/O Port 0	21h / 0A1h (WO)	Master / Slave PIC ICW4 (after ICW3 is written)
7:5	Reserved: Set to 0.	
4	Special Fully Nested Mode: 0 = Disable:	; 1 = Enable.
3:2	Reserved: Set to 0.	
1	Auto EOI: 0 = Normal EOI; 1 = Auto EOI.	
0	<b>Reserved:</b> Set to 1 (8086/8088 mode).	
I/O Port 0	` ,	Master / Slave PIC OCW1 nmediately after ICW1 is written)
7	IRQ7 / IRQ15 Mask: 0 = Not Masked; 1 =	Mask.
6	IRQ6 / IRQ14 Mask: 0 = Not Masked; 1 =	Mask.
5	IRQ5 / IRQ13 Mask: 0 = Not Masked; 1 =	Mask.
4	IRQ4 / IRQ12 Mask: 0 = Not Masked; 1 =	Mask.
3	IRQ3 / IRQ11 Mask: 0 = Not Masked; 1 =	Mask.
2	IRQ2 / IRQ10 Mask: 0 = Not Masked; 1 =	Mask.
1	IRQ1 / IRQ9 Mask: 0 = Not Masked; 1 = N	Mask.
0	IRQ0 / IRQ8 Mask: 0 = Not Masked; 1 = N	Mask.
I/O Port 0	20h / 0A0h (WO) N	Master / Slave PIC OCW2
7:5	Rotate/EOI Codes:	
	000 = Clear rotate in Auto EOI mode 001 = Non-specific EOI 010 = No operation 011 = Specific EOI (bits [2:0] must be valied	100 = Set rotate in Auto EOI mode 101 = Rotate on non-specific EOI command 110 = Set priority command (bits [2:0] must be valid) d) 111 = Rotate on specific EOI command (bits [2:0] must be valid)
4:3	Reserved: Set to 0.	
2:0	IRQ Number (000-111)	

Table 4-28. Programmable Interrupt Controller Registers (Continued)

	lable 4-28. Prog	rammable Interrupt Controller Registers (Continued)			
Bit	Description				
I/O Port 0	20h / 0A0h (WO)	Master / Slave PIC OCW3			
7	Reserved: Set to 0.				
6:5	Special Mask Mode:				
	00 = No operation	10 = Reset Special Mask Mode			
	01 = No operation	11 = Set Special Mask Mode			
4	Reserved: Set to 0.				
3	Reserved: Set to 1.				
2	<b>Poll Command:</b> 0 = Disable;	1 = Enable.			
1:0	Register Read Mode:				
	00 = No operation	10 = Read interrupt request register on next read of Port 20h			
	01 = No operation	11 = Read interrupt service register on next read of Port 20h.			
I/O Port 0	20h / 0A0h (RO) Master	r / Slave PIC Interrupt Request and Service Registers for OCW3 Commands			
Interrupt	Request Register				
7	IRQ7 / IRQ15 Pending: 0 = \	/es; 1 = No.			
6	IRQ6 / IRQ14 Pending: 0 = \	/es; 1 = No.			
5	IRQ5 / IRQ13 Pending: 0 = \	/es; 1 = No.			
4	IRQ4 / IRQ12 Pending: 0 = \	/es; 1 = No.			
3	IRQ3 / IRQ11 Pending: 0 = \	/es; 1 = No.			
2	IRQ2 / IRQ10 Pending: 0 = \	/es; 1 = No.			
1	IRQ1 / IRQ9 Pending: 0 = Ye	es; 1 = No.			
0	IRQ0 / IRQ8 Pending: 0 = Ye	es; 1 = No.			
Interrupt	Service Register				
7	IRQ7 / IRQ15 In-Service: 0 =	= No; 1 = Yes.			
6	IRQ6 / IRQ14 In-Service: 0 =	= No; 1 = Yes.			
5	IRQ5 / IRQ13 In-Service: 0 =	= No; 1 = Yes.			
4	IRQ4 / IRQ12 In-Service: 0 = No; 1 = Yes.				
3	IRQ3 / IRQ11 In-Service: 0 =	- No; 1 = Yes.			
2	IRQ2 / IRQ10 In-Service: 0 =	= No; 1 = Yes.			
1	IRQ1 / IRQ9 In-Service: 0 =	No; 1 = Yes.			
0	IRQ0 / IRQ8 In-Service: 0 =	,			
Note: Th	e function of this register is set v	•			
		and the first of the second se			

Description

Bit

#### Table 4-29. Keyboard Controller Registers

,	
I/O Port 06	60h (R/W) External Keyboard Controller Data Register
Keyboard	Controller Data Register: All accesses to this port are passed to the ISA bus. If the fast keyboard gate A20 and reset fea-
tures are er	nabled through bit 7 of the ROM/AT Logic Control Register (F0 Index 52h[7]), the respective seguences of writes to this

port assert the A20M# pin or cause a warm CPU reset.

I/O Port	061h (R/W)	Port B Control Register Reset Value = 00x011					
7	PERR#/SERR# Status (Re 0 = No; 1 = Yes.	ad Only): Was a PCI bus error (PERR#/ SERR#) ass	erted by a PCI device or by CS5530?				
	This bit can only be set if El	RR_EN is set 0. This bit is set 0 after a write to ERR_I	EN with a 1 or after reset.				
6	IOCHK# Status (Read Onl	y): Is an I/O device reporting an error to the CS5530?	0 = No; 1 = Yes.				
	This bit can only be set if IC	CHK_EN is set 0. This bit is set 0 after a write to IOC	HK_EN with a 1 or after reset.				
5	PIT OUT2 State (Read Onl	y): This bit reflects the current status of the PIT Coun	ter 2 (OUT2).				
4	Toggle (Read Only): This b	Toggle (Read Only): This bit toggles on every falling edge of Counter 1 (OUT1).					
3	IOCHK Enable:						
		CHK# is driven low by an I/O device to report an error. out signal and does not generate NMI.	. Note that NMI is under SMI control.				
2	PERR#/ SERR# Enable: G 0 = Enable; 1 = Disable	enerates an NMI if PERR#/ SERR# is driven active to	report an error:				
1	PIT Counter2 (SPKR): 0 = speaker.	Forces Counter 2 output (OUT2) to zero. 1 = Allows C	Counter 2 output (OUT2) to pass to the				
0	PIT Counter2 Enable: 0 =	Sets GATE2 input low. 1 = Sets GATE2 input high.					

#### I/O Port 062h (R/W)

#### **External Keyboard Controller Mailbox Register**

Keyboard Controller Mailbox Register: Accesses to this port will assert KBROMCS# if the Port 062h/066h decode is enabled through bit 7 of the Decode Control Register 2 (F0 Index 5Bh[7]).

#### I/O Port 064h (R/W)

#### **External Keyboard Controller Command Register**

Keyboard Controller Command Register: All accesses to this port are passed to the ISA bus. If the fast keyboard gate A20 and reset features are enabled through bit 7 of the ROM/AT Logic Control Register (F0 Index 52h[7]), the respective sequences of writes to this port assert the A20M# pin or cause a warm CPU reset.

#### I/O Port 066h (R/W) **External Keyboard Controller Mailbox Register**

Keyboard Controller Mailbox Register: Accesses to this port will assert KBROMCS# if the Port 062h/066h decode is enabled through bit 7 of the Decode Control Register 2 (F0 Index 5Bh[7]).

I/O Port 09	2h Port A Control Register (R/W)	Reset Value = 02h
7:2	Reserved: Set to 0.	
1	A20M# SMI Assertion: Assert A20# SMI: 0 = Enable; 1 = Disable.	
0	Fast CPU Reset: WM_RST SMI is asserted to the BIOS: 0 = Disable; 1 = Enable.	
	This bit must be cleared before the generation of another reset.	

#### Table 4-30. Real-Time Clock Registers

Bit	Description	
I/O Port 07	Oh (WO) RTC Address Register	
7	NMI Mask: 0 = Enable; 1 = Mask.	
6:0	RTC Register Index: A write of this register sends the data out on the ISA bus and also causes RTCALE to be triggered.	

Note: This register is shadowed within the CS5530 and is read through the RTC Shadow Register (F0 Index BBh).

#### I/O Port 071h (R/W) **RTC Data Register**

A read of this register returns the value of the register indexed by the RTC Address Register plus initiates a RTCCS#. A write of this register sets the value into the register indexed by the RTC Address Register plus initiates a RTCCS#.

#### Register Descriptions (Continued)

#### Table 4-31. Miscellaneous Registers

Bit	Description	
I/O Ports 1	70h-177h/376h-377h	Secondary IDE Registers (R/W)

When the local IDE functions are enabled, reads or writes to these registers cause the local IDE interface signals to operate according to their configuration rather than generating standard ISA bus cycles.

#### I/O Ports 1F0h-1F7h/3F6h-3F7h Primary IDE Registers (R/W)

When the local IDE functions are enabled, reads or writes to these registers cause the local IDE interface signals to operate according to their configuration rather than generating standard ISA bus cycles.

I/O Port 4D	0h Interrupt Edge/Level Select Register 1 (R/W)	Reset Value = 00h
7	IRQ7 Edge or Level Select: Selects PIC IRQ7 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
6	IRQ6 Edge or Level Select: Selects PIC IRQ6 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
5	IRQ5 Edge or Level Select: Selects PIC IRQ5 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
4	IRQ4 Edge or Level Select: Selects PIC IRQ4 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
3	IRQ3 Edge or Level Select: Selects PIC IRQ3 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
2	Reserved: Set to 0.	
1	IRQ1 Edge or Level Select: Selects PIC IRQ1 sensitivity configuration: 0 = Edge; 1 = Level. (Notes	1 and 2)
0	Reserved: Set to 0.	
Notes: 1	If ICW1 - hit 3 in the PIC is set as level it overrides this setting	

1. If ICW1 - bit 3 in the PIC is set as level, it overrides this setting.

2. This bit is provided to configure a PCI interrupt mapped to IRQ[x] on the PIC as level-sensitive (shared).

I/O Port 4I	O1h Interrupt Edge/Level Select Register 2 (R/W)	Reset Value = 00h
7	IRQ15 Edge or Level Select: Selects PIC IRQ15 sensitivity configuration: 0 = Edge; 1 = Level. (No	otes 1 and 2)
6	IRQ14 Edge or Level Select: Selects PIC IRQ14 sensitivity configuration: 0 = Edge; 1 = Level. (No	otes 1 and 2)
5	Reserved: Set to 0.	
4	IRQ12 Edge or Level Select: Selects PIC IRQ12 sensitivity configuration: 0 = Edge; 1 = Level. (No	otes 1 and 2)
3	IRQ11 Edge or Level Select: Selects PIC IRQ11 sensitivity configuration: 0 = Edge; 1 = Level. (No	otes 1 and 2)
2	IRQ10 Edge or Level Select: Selects PIC IRQ10 sensitivity configuration: 0 = Edge; 1 = Level. (No	otes 1 and 2)
1	IRQ9 Edge or Level Select: Selects PIC IRQ9 sensitivity configuration: 0 = Edge; 1 = Level. (Note	s 1 and 2)
0	Reserved: Set to 0.	

Notes: 1. If ICW1 - bit 3 in the PIC is set as level, it overrides this setting.

2. This bit is provided to configure a PCI interrupt mapped to IRQ[x] on the PIC as level-sensitive (shared).

#### I/O Port 121Ch-121Fh (Note)

#### **ACPI Timer Count Register (RO)**

Reset Value = 00FFFFFCh

ACPI\_COUNT (Read Only): This read-only register provides the ACPI counter. The counter counts at 14.31818/4 MHz (3.579545 MHz). If SMI generation is enabled via F0 Index 83h[5], an SMI is generated when the MSB toggles. The MSB toggles every 2.343

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[0]. Second level SMI status is reported is at F0 Index 87h/F7h[0].

31:24	Reserved: Always returns 0.
23:0	Counter

Note: The ACPI Timer Count Register is accessible through I/O Port 121Ch in Silicon Revision 1.3 and above. Otherwise read at F1BAR+Offset 1Ch.

#### 4.6 V-ACPI I/O REGISTER SPACE

The register space designated as V-ACPI I/O does not physically exist in the CS5530. ACPI is supported in the CS5530 by virtualizing this register space, called V-ACPI. In order for ACPI to be supported, the V-ACPI VSA module must be included in the BIOS. The register descriptions that follow, are supplied here for reference only.

Fixed Feature Space registers are required to be implemented by all ACPI-compatible hardware. The Fixed Feature registers in the VSA/ACPI solution are mapped to normal I/O space starting at offset AC00h; however, the designer can relocate this register space at compile time, hence are hereafter referred to as ACPI\_BASE. Registers within V-ACPI (Virtualized ACPI) I/O space must only be accessed on their defined boundaries. For example, byte aligned registers must not be accessed via WORD I/O instructions, WORD aligned registers must not be accessed as DWORD I/O instructions, etc.

The V-ACPI I/O Register Space can be broken up into major blocks:

- · PM Event Block 1A (PM1A EVT BLK)
- PM Event Block 1A Control (PM1A CNT BLK)
- Processor Register Block (P BLK)
- Command Block (CMD\_BLK)
- Test/Setup Block (TST/SETUP BLK)
- General Purpose Enable 0 Block (GPE0 BLK)

**PM1A\_EVT\_BLK** is 32-bit aligned and contains two 16-bit registers, PM1A\_STS and PM1A\_EN.

**PM1A\_CNT\_BLK** is 32-bit aligned and contains one 16-bit register, PM1A\_CNT. PM1A\_CNT contains the Fixed Feature control bits used for various power management enables and as communication flags between BIOS and the ACPLOS.

**P\_BLK** is 32-bit aligned (one register block per processor) and contains two registers P\_CNT and P\_LVL2. P\_LVL3 is currently not supported.

- P\_CNT (Processor Control) 16-bit register,
   Controls process duty cycle via CPU clock throttling.
   DUTY\_WIDTH = 3 (can be widened)
   DUTY\_OFFSET = 0
- P\_LVL2 (Enter C2 Power State) 8-bit, read only register. When read, causes the processor to enter C2 power state.

**CMD\_BLK** contains one 8-bit register SMI\_CMD which interprets and processes the ACPI commands (defined in Fixed ACPI Description Table, refer to ACPI Specification, Section 5.2.5).

TST/SETUP\_BLK is provided by the VSA technology code and contains two registers, SETUP\_IDX and SETUP\_DATA for the purpose of configuring the CS5530. Specifically, this pair of registers enables system software to map GPIO pins on the CS5530 to PM1A\_STS and GPE0\_STS register bits.

**GPE0\_BLK** has registers used to enable system software to configure GPIO (General Purpose I/O) pins to generate SCI interrupts. GPE0\_BLK is a 32-bit block aligned on a 4-byte boundary. It contains two 16-bit registers, GPE0\_STS and GPE0\_EN, each of which must be configured by the BIOS POST. In order for a GPE0\_STS bit to generate an SCI, the corresponding enable bit in GPE0\_EN must be set.

Table 4-32 give the bit formats of the V-ACPI I/O registers.

Table 4-32. V-ACPI Registers

Bit	Description		
ACPI_BA	SE 00h-03h	P_CNT — Processor Control Register (R/W)	Reset Value = 00000000h
31:5	Reserved: Always 0.		
4	THT_EN: Enables thro	ttling of the clock based on the CLK_VAL field.	
3	Reserved: Always 0.		
2:0	CLK_VAL: Clock thrott	ling value: CPU duty cycle =	
	000 = Reserved 001 = 12.5% 010 = 25% 011 = 37.5%	100 = 50% 101 = 62.5% 110 = 75% 111 = 87.5%	

#### ACPI\_BASE 04h P\_LVL2 — Enter C2 Power State Register (RO)

Reset Value = 00h

Reading this 8-bit read only register causes the processor to enter the C2 power state. Reads of P\_LVL2 return 0. Writes have no effect.

ACPI_BASE 05h	Reserved	Reset Value = 00h
ACPI_BASE 06h	SMI_CMD — OS/BIOS Requests Register (R/W)	Reset Value = 00h

Interpret and process the ACPI commands (defined in Fixed ACPI Description Table, refer to ACPI Specification, Section 5.2.5):

0x01 - ACPI\_ENABLE 0x02 - ACPI\_DISABLE 0x03 - S4BIOS REQ (optional)

### Table 4-32. V-ACPI Registers (Continued)

Bit	Description	
ACPI_BA	SE 07h Reserved	Reset Value = 00h
ACPI_BA	SE 08h-09h PM1A_STS — PM1A Status Register (R/W)	Reset Value = 0000h
15	WAKE_STS: Wake Status: Set when system was in sleep state and an enabled wakeup occurs.	
14:11	Reserved	
10	RTC_STS: Real Time Clock Status: This bit changes to 1 if an RTC alarm causes a wake up event. This bit is only set upon wakeup from a sleep state and IRQ8 is asserted by the RTC. Refer to Table 4-35.	
9	<b>SLPBTN_STS:</b> Sleep Button Status (Optional): This bit changes to 1 when the sleep button set, an SCI interrupt is generated.	is pressed. If SLPBTN_EN is
	This bit must be configured to be set by a GPIO pin using SETUP_IDX values 0x10-0x17 in 0 4-34.	order to be set. Refer to Table
8	<b>PWRBTN_STS:</b> Power Button Status: This bit is set when power button is pressed. If PWR rupt is asserted.	BTN_EN is set, an SCI inter-
	This bit must be configured to be set by a GPIO pin using SETUP_IDX values 0x10-0x17 in 04-34.	order to be set. Refer to Table
7:6	Reserved	
5	<b>GBL_STS:</b> Global Status: The BIOS sets GBL_STS to 1 to release its global lock and retur the same time GBL_STS is set, the BIOS generates an SCI.	n control to the ACPI OS. At
4	BM_STS: Bus Master Status: This bit is not supported by V-ACPI.	
3:1	Reserved	
0	TMR_STS: ACPI Timer Status: This bit changes to 1 whenever bit 23 of the ACPI timer (F1 I/O Port 121Ch in Silicon Rev 1.3 and above) changes state. The ACPI OS is responsible for If TMR_EN is also set then a SCI interrupt is asserted.	
Note: Sta	atus bits are "sticky". A write of a one (1) to a given bit location will reset the bit.	
	SE 0Ah-0Bh  PM1A_EN — PM1A Enable Register (R/W)	Reset Value = 0000l
15:11	Reserved	
10	RTC_EN: Real Time Clock Enable: If set, an SCI is asserted when RTC_STS changes to 1	
9	SLPBTN_EN: Sleep Button Enable (Optional): If set, an SCI is asserted when SLPBTN_ST	ΓS changes to 1.
8	PWRBTN_EN: Power Button Enable: If set, an SCI is asserted when PWRBTN_STS change	ges to 1.
7:6	Reserved	
5	GBL_EN: Global Lock Enable: If set, writing a 1 to GBL_STS causes an SCI to be asserted	d.
4:1	Reserved	
0	<b>TMR_EN:</b> ACPI Timer Enable: If set, an SCI is asserted when bit 23 of the ACPI timer (F1E I/O Port 121Ch in Silicon Rev 1.3 and above) changes state.	3AR+Memory Offset 1Ch or
ACPI_BA	SE 0Ch-0Dh PM1A_CNT — PM1A Control Register (R/W)	Reset Value = 0000h
15:14	Reserved	
13	SLP_EN (WO): Sleep Enable (Write Only): Setting this bit causes the system to enter the sleep state defined by SLP_TYPx. Reads of this bit always return zero.	
12:10	SLP_TYPx: Sleep Type: Defines the type of sleep state the system enters when SLP_EN is	s set.
	000 = Sleep State S0 (Full on) 100 = Sleep State S4	
	001 = Sleep State S1 101 = Sleep State S5 (Soft off)	
	010 = Sleep State S2 110 = Reserved	
9:3	010 = Sleep State S2110 = Reserved011 = Reserved111 = Reserved	
9:3	010 = Sleep State S2 011 = Reserved 111 = Reserved  Reserved  GBL_RLS (WO): Global Lock Release (Write Only): Used by ACPI OS to raise an event to Used by ACPI driver to indicate a release of the global lock and the setting of the pending by	
	010 = Sleep State S2 110 = Reserved 011 = Reserved 111 = Reserved  Reserved  GBL_RLS (WO): Global Lock Release (Write Only): Used by ACPI OS to raise an event to	

### Table 4-32. V-ACPI Registers (Continued)

	Table 4-32. V-ACPI Registers (Continued)
Bit	Description
ACPI_BA	SE 0Eh-0Fh SETUP_IDX — Setup Index Register (R/W) Reset Value = 0000h
last value	IX is a 16-bit register that references an internal setting in the VSA (refer to Table 4-33). A read of SETUP_IDX returns the written to SETUP_IDX. A write of SETUP_IDX selects the index for a corresponding write to SETUP_DATA. Writes of any index values to SETUP_IDX are ignored. If the current value of SETUP_IDX is invalid, a read of SETUP_DATA returns 0.
ACPI_BA	SE 10h-11h GPE0_STS — General Purpose Event 0 Status Register (R/W) Reset Value = 0000h
15	OEM_GPE_S15: Original Equipment Manufacturer General Purpose Event Status Bit 15: OEM defined.
14	OEM_GPE_S14: Original Equipment Manufacturer General Purpose Event Status Bit 14: OEM defined.
13	OEM_GPE_S13: Original Equipment Manufacturer General Purpose Event Status Bit 13: OEM defined.
12	OEM_GPE_S12: Original Equipment Manufacturer General Purpose Event Status Bit 12: OEM defined.
11	OEM_GPE_S11: Original Equipment Manufacturer General Purpose Event Status Bit 11: OEM defined.
10	OEM_GPE_S10: Original Equipment Manufacturer General Purpose Event Status Bit 10: OEM defined.
9	OEM_GPE_S09: Original Equipment Manufacturer General Purpose Event Status Bit 9: OEM defined.
8	OEM_GPE_S08: Original Equipment Manufacturer General Purpose Event Status Bit 8: OEM defined.
7	OEM_GPE_S07: Original Equipment Manufacturer General Purpose Event Status Bit 7: OEM defined.
6	OEM_GPE_S06: Original Equipment Manufacturer General Purpose Event Status Bit 6: OEM defined.
	The recommended mapping for the lid switch input is to use GPIO6. If the recommended mapping is used, bit 6 of GPE0_STS needs to be mapped to GPIO6 at boot time via SETUP_IDX and SETUP_DATA. Similarly, the lid switch input needs to be routed to GPIO6 in hardware. If this method is selected, this bit is defined as:
	<b>LID_STS:</b> Lid Status: Set when lid state changes. If LID_EN is set, a SCI interrupt is asserted. Reset by writing a 1 to this bit.
5	<b>OEM_GPE_S05:</b> Original Equipment Manufacturer General Purpose Event Status Bit 5: OEM defined.
4	OEM_GPE_S04: Original Equipment Manufacturer General Purpose Event Status Bit 4: OEM defined.
3	OEM_GPE_S03: Original Equipment Manufacturer General Purpose Event Status Bit 3: OEM defined.
2	OEM_GPE_S02: Original Equipment Manufacturer General Purpose Event Status Bit 2: OEM defined.
1	OEM_GPE_S01: Original Equipment Manufacturer General Purpose Event Status Bit 1: OEM defined.
0	OEM_GPE_S00: Original Equipment Manufacturer General Purpose Event Status Bit 0: OEM defined.
Note: Ea	th bit is set by an external event and cleared by a write of a one to that bit. The GPE0_STS bits are mapped to specific,

Note: Each bit is set by an external event and cleared by a write of a one to that bit. The GPE0\_STS bits are mapped to specific, chipset-resident GPIO signals using the SETUP\_IDX and SETUP\_DATA registers. Refer to Tables 4-33 through 4-35

### Table 4-32. V-ACPI Registers (Continued)

Bit	Description	
ACPI_BAS	GE 12h-13h GPE0_EN — General Purpose Event 0 Enable Reg	ister (R/W) Reset Value = 0000
15	<b>OEM_GPE_E15:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 15: When set, enables a SCI to b
14	<b>OEM_GPE_E14:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 14: When set, enables a SCI to b
13	<b>OEM_GPE_E13:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 13: When set, enables a SCI to b
12	<b>OEM_GPE_E12:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 12: When set, enables a SCI to b
11	<b>OEM_GPE_E11:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 11: When set, enables a SCI to b
10	<b>OEM_GPE_E10:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 10: When set, enables a SCI to b
9	<b>OEM_GPE_E09:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 9: When set, enables a SCI to b
8	<b>OEM_GPE_E08:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 8: When set, enables a SCI to b
7	<b>OEM_GPE_E07:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 7: When set, enables a SCI to b
6	LID_STS: Lid Enable: Enables LID_STS to generate a SCI when set.	
5	<b>OEM_GPE_E05:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 5: When set, enables a SCI to b
4	<b>OEM_GPE_E04:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 4: When set, enables a SCI to b
3	<b>OEM_GPE_E03:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 3: When set, enables a SCI to b
2	<b>OEM_GPE_E02:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 2: When set, enables a SCI to b
1	<b>OEM_GPE_E01:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 1: When set, enables a SCI to b
0	<b>OEM_GPE_E00:</b> Original Equipment Manufacturer General Purpose Event generated when the corresponding GPE0_STS bit is set.	Enable Bit 0: When set, enables a SCI to b
	ese are the enables for the $GPE0\_STS$ bits. When set, enables a $SCI$ to be gets set.	nerated when the corresponding GPE0_ST
ACPI_BAS	SE 14h-17h SETUP_DATA — Setup Data Register (R/	W) Reset Value = 00000000
	ead operation, SETUP_DATA returns the value of the internal setting specified ASE 0Eh-0Fh)	d by the current value in SETUP_IDX
ACPI BAS	SE 18h-1Fh Reserved	Reset Value = 00
D = = = = = = = 1	for future V-ACPI Implementations	

Reserved for future V-ACPI Implementations.

Table 4-33. SETUP\_IDX Values

Index	Operation	
0x00	No operation	
0x10	Configure GPIO0 to PM1A_STS or GPE0_STS bits	
0x11	Configure GPIO1 to PM1A_STS or GPE0_STS bits	
0x12	Configure GPIO2 to PM1A_STS or GPE0_STS bits	
0x13	Configure GPIO3 to PM1A_STS or GPE0_STS bits	
0x14	Configure GPIO4 to PM1A_STS or GPE0_STS bits	
0x15	Configure GPIO5 to PM1A_STS or GPE0_STS bits	
0x16	Configure GPIO6 to PM1A_STS or GPE0_STS bits	
0x17	Configure GPIO7 to PM1A_STS or GPE0_STS bits	
0x30	Configure IRQ0 to wakeup system	
0x31	Configure IRQ1 to wakeup system	
0x32	Do not use – Reserved for cascade interrupt	
0x33	Configure IRQ3 to wakeup system	
0x34	Configure IRQ4 to wakeup system	
0x35	Configure IRQ5 to wakeup system	
0x36	Configure IRQ6 to wakeup system	
0x37	Configure IRQ7 to wakeup system	
0x38	Configure IRQ8 to wakeup system (Defaults to RTC_STS in PM1A_STS)	
0x39	Configure IRQ9 to wakeup system.	
0x3A	Configure IRQ10 to wakeup system.	
0x3B	Configure IRQ11 to wakeup system	
0x3C	Configure IRQ12 to wakeup system	
0x3D	Do not use – Reserved for math coprocessor	
0x3E	Configure IRQ14 to wakeup system	
0x3F	Configure IRQ15 to wakeup system	
0x40	Generate GBL_STS – Sets the GLB_STS bit and generates a SCI to the OS	
0x41	Configure IRQ to be used for SCI	
0x42	Enable reads of ACPI registers	
0x43	Do atomic I/O sequence	
0x50	Video power	
0x60	Soft SMI AX = 6000 emulation	
0x61	Soft SMI AX = 6001 emulation	
0x62	Soft SMI AX = 6002 emulation	
0x63	Soft SMI AX = 6003 emulation	
0x64	Audio power control	

**Table 4-34. GPIO Mapping (0x10-0x17)** 

SETUP_ DATA	Function
xx Value	
0x00	No mapping – Do not use this GPIO pin
0x08	Assign GPIOx to PWRBTN_STS bit in PM1A_STS
0x09	Assign GPIOx to SLPBTN_STS in PM1A_STS
0x10	Assign GPIOx to bit 0 in GPE0_STS register
0x11	Assign GPIOx to bit 1 in GPE0_STS register
0x12	Assign GPIOx to bit 2 in GPE0_STS register
0x13	Assign GPIOx to bit 3 in GPE0_STS register
0x14	Assign GPIOx to bit 4 in GPE0_STS register
0x15	Assign GPIOx to bit 5 in GPE0_STS register
0x16	Assign GPIOx to bit 6 in GPE0_STS register
0x17	Assign GPIOx to bit 7 in GPE0_STS register
0x18	Assign GPIOx to bit 8 in GPE0_STS register
0x19	Assign GPIOx to bit 9 in GPE0_STS register
0x1A	Assign GPIOx to bit 10 in GPE0_STS register
0x1B	Assign GPIOx to bit 11 in GPE0_STS register
0x1C	Assign GPIOx to bit 12 in GPE0_STS register
0x1D	Assign GPIOx to bit 13 in GPE0_STS register
0x1E	Assign GPIOx to bit 14 in GPE0_STS register
0x1F	Assign GPIOx to bit 15 in GPE0_STS register
	values may be ORed together to get the desired

# combination of features)

0x01	Falling edge
0x02	Rising edge
0x04	Power button
0x08	Reserved

Note: For GPIO mapping, a value of 0000zyxx is used where:

z = a runtime/wake indicator

y = the edge to be used

xx = a bit in either PM1A\_STS or GPE0\_STS

When using V-ACPI both edges of GPIO6 can be sensed. When using the CS5530, GPIO6 provides additional hardware that enables the chipset to generate an SMI on both the rising and falling edges of the input signal.

# Table 4-35. IRQ Wakeup Status Mapping (0x30-0x3F)

SETUP_ DATA	Function
0	Do not wakeup on IRQ activity.
0x0a	Assign IRQ Wake to bit 10 in PM1A_STS register
0x10	Assign IRQ Wake to bit 0 in GPE0_STS register
0x11	Assign IRQ Wake to bit 1 in GPE0_STS register
0x12	Assign IRQ Wake to bit 2 in GPE0_STS register
0x13	Assign IRQ Wake to bit 3 in GPE0_STS register
0x14	Assign IRQ Wake to bit 4 in GPE0_STS register
0x15	Assign IRQ Wake to bit 5 in GPE0_STS register
0x16	Assign IRQ Wake to bit 6 in GPE0_STS register
0x17	Assign IRQ Wake to bit 7 in GPE0_STS register
0x18	Assign IRQ Wake to bit 8 in GPE0_STS register
0x19	Assign IRQ Wake to bit 9 in GPE0_STS register
0x1A	Assign IRQ Wake to bit 10 in GPE0_STS register
0x1B	Assign IRQ Wake to bit 11 in GPE0_STS register
0x1C	Assign IRQ Wake to bit 12 in GPE0_STS register
0x1D	Assign IRQ Wake to bit 13 in GPE0_STS register
0x1E	Assign IRQ Wake to bit 14 in GPE0_STS register
0x1F	Assign IRQ Wake to bit 15 in GPE0_STS register
Note: When the chility to welcome an an IDO is desired use	

Note: When the ability to wakeup on an IRQ is desired use indexes 0x31 through 0x3F. This will allow sensing of interrupts while sleeping and waking of the system when activity occurs. The desired GPE0 Status bit will only be set if the system is sleeping and a wake event occurs. The system will only wake if the status bit is enabled in the corresponding enable register.

IRQ8 (RTC) is assigned to the RTC\_STS bit in the PM1A\_STS register by default and should **NOT** be changed.

For enabling and selection of the GPE0 Status bit to be set when Wake on IRQ Activity is desired, use the SETUP\_DATA values listed above.

Table 4-36. Commands (0x41-0x43, and 0x50)

Index	Function
0x41	Configure IRQ to be used for SCI: When mapping the SCI interrupt SETUP_IDX contains the number of the IRQ to be used for the SCI. Valid values are 3-7, 9-12, and 14-15. Invalid values will not change the assignment of the SCI IRQ. The default value for the SCI IRQ is 9.
0x42	Enable Reads of ACPI Registers: Prior to the issuance of this command only <i>WRITES</i> can be performed to the V-ACPI Fixed feature registers. This command MUST be issued to enable reading of the registers. This is to prevent the User Def 1 hook on NON-ACPI systems from interfering with system functions.
0x43	Do Atomic I/O Sequence: This command allows a sequence of I/O operations to be done with no interruption. Certain SuperI/O chips must receive unlock codes with NO intervening I/O. In addition other SuperI/O chips do not allow I/O to devices while in configuration mode. This command will insure that I/O operations are completed without interruption. The address of a sequence of I/O commands is placed in the SETUP_DATA register. The command sequence will then be processed immediately.  The I/O command sequence consists of two parts: the signature/length block and the I/O block. There is only one signature/length block. There may be one or more I/O blocks.  The signature block consists of four DWORDs (see Table 4-37).  The I/O block consists of four bytes followed by three DWORDs (see Table 4-38).
0x50	Video Power: This command will control the power to the SOFTVGA. If SETUP_DATA is written with a 0, power will be turned off. If a 1 is written, power will be turned on.

#### Table 4-37. Signature/Length Block for 0x43

Byte Offset	Value
0	Signature: Always 0x00000070
4	Length: The length of the entire buffer including the signature block in bytes.
8	Reserved: Set to 0
12	Reserved: Set to 0

#### Table 4-38. I/O Block for 0x43

Byte Offset	Description
0	BYTE: Operation Type:  1 = Read  2 = Write  3 = Read/And/Or/Write  4 = Define index and data ports  In addition, values may be OR'ed in to the upper two bits of this byte to indicate that special functions are desired:  0x80 = Do not perform this operation (convert to NO-OP).  0x40 = This is an index operation.
1	BYTE: Reserved set to 0
2	BYTE: I/O Length: Determines whether a BYTE, WORD or DWORD operation is performed.  1 = BYTE operation  2 = WORD operation  3 = DWORD operation  If BYTE 0 is a 4, then this field is used to indicate the size of the index write.
3	BYTE: Reserved set to 0
4	<b>DWORD:</b> I/O Address: This is the address in the I/O space to be used. It is always a WORD value. If this is a define index/data port operation, this DWORD contains the I/O address of the index port.  If this is an index operation, other than define, this DWORD contains the value to be written to the index port.
8	DWORD: I/O Data: The meaning depends on the operation type:  Read = This is where the data read from the I/O port will be placed.  Write = This is the data to write to the I/O port.  Read/AND/OR/Write = This is the data that will be ANDed with the data read from the I/O port.  Define index/data port - This DWORD contains the I/O address of the data port.
12	<b>DWORD:</b> OR Data: This field is only used in a Read/AND/OR/Write operation. It contains the data that will be OR'ed after the data read was AND'ed with the previous field. After the OR is done, the data will be re-written to the I/O port. cases if the data called for is shorter than the field, the data will be stored or retrieved from the least significant portion of

Note: In all cases if the data called for is shorter than the field, the data will be stored or retrieved from the least significant portion o the DWORD.

# Table 4-39. Audio Soft SMI Emulation (0x60-0x63)

Soft SMI AX	SETUP_IDX	SETUP_DATA
0x6000	0x60	BP register value
0x6001	0x61	BP register value
0x6002	0x62	BX register value
0x6003	0x63	BX register value

**Note:** Arbitrary registers cannot be set in ASL code before issuing a soft SMI. These commands provide an I/O interface to allow AUDIO Soft SMIs to be emulated.

# Table 4-40. Audio Power Control (0x64)

Data Value	Action		
0	Power codec off and mute output		
1	Power codec off, do not mute (allows CD to play)		
2	Power codec on and un-mute output		
3	Power codec on only		
<b>Note:</b> This command allows control of power to the audio			

**Note:** This command allows control of power to the audio codec as well as control of amplifier muting.

### 5.0 Electrical Specifications

This section provides information on testing modes, electrical connections, absolute maximum ratings, recommended operating conditions, and DC/AC characteristics for the Geode CS5530. All voltage values in Electrical Specifications are with respect to  $V_{\rm SS}$  unless otherwise noted.

For detailed information on the PCI bus electrical specification refer to Chapter 4 of the PCI Bus Specification, Revision 2.1.

#### 5.1 TEST MODES

The CS5530 can be forced into different test modes. Table 5-1 summarizes the test mode selection process.

**Table 5-1. Test Mode Selection** 

	Signal Name						
Mode	POR#	TEST	IRQ3	IRQ4	IRQ5	IRQ6	IRQ7
Test mode: X_CLK is a direct clock, stays until POR# event	0	1	0	0	1	0	0
Test USB pads	х	1	0	1	0	0	0
NAND tree test, IDDQ test, tristate control: PLL, USB pads, and DAC are all in power-down mode (see Section 5.1.1 "Nand Tree Mode" on page 225)	х	1	Х	Х	Х	Х	1
PLL test	х	1	1	0	0	0	0
X-Bus test: Allows internal X-Bus to be driven externally	0	1	1	0	1	0	Х
BIST for palette and video RAMs	х	1	1	1	0	0	0
DAC test	х	1	1	1	1	0	0
IRQ6 = 1 as well; USB test	х	1	0	0	0	1	0
SCAN_MODE = 1, SCAN_ENABLE = 0, TEST_CLOCK = PAD_DCC_SDA	Х	1	1	0	0	1	0
SCAN_MODE = 1, SCAN_ENABLE = 1, TEST_CLOCK = PAD_DCC_SDA, X-BUS_DISABLE = 1	Х	1	1	0	1	1	0
Note: x = Don't Care							

#### 5.1.1 Nand Tree Mode

The NAND tree mode is used to test input and bidirectional pins which will be part of the NAND tree chain. The NAND tree chain starts on pin L24 (SUSP\_3V) and the output of the chain is on pin K24 (POR#). Table 5-2 gives the pins of the NAND tree chain.

The NAND tree mode is started by pulling pins D3 (TEST) and AD14 (IRQ7) from low to high. All inputs in Table 5-2 are initialized to a 1 and then toggled to a 0 at least 100 ns apart. The output waveform on pin K24 (POR#) is a clock (see Figure 5-1 on page 226).

**Table 5-2. NAND Tree Test Mode Pins** 

Signal Name	Pin No.
SUSP_3V (NAND Input Start)	L24
SUSPA#	L25
PSERIAL	L26
CLK_14MHZ	P24
SMI#	P25
INTR	P26
IRQ13	R23
XIDE_DATA7	U23
XIDE_DATA6	U24
XIDE_DATA8	V24
XIDE_DATA10	V25
XIDE_DATA5	W26
XIDE_DATA9	Y25
XIDE_DATA11	Y24
XIDE_DATA4	AA26
XIDE_DATA12	AA25
XIDE_DATA3	AB26
XIDE_DATA1	AA24
XIDE_DATA13	AB25
XIDE_DATA2	AB24
XIDE_DATA0	AC26
XIDE_DATA14	AC25
XIDE_DATA15	AB23
IDE_DREQ1	AC24
IDE_DREQ0	AD26
IDE_IORDY0	AD25
IDE_IORDY1	AE26
SA14/SD14	AD24
SA15/SD15	AE25
GPIO0	AC22
GPIO1/SDATA_IN2	AE24
GPIO2	AF25
GPIO3	AF24
GPIO4/SA20	AD22
GPIO5/SA21	AC21
GPIO6/SA22	AE23
GPIO7/SA23	AF23
SA13/SD13	AE22
SA10/SD10	AC20
DRQ7	AF22
SA12/SD12	AE21
SA11/SD11	AF21
SA9/SD9	AD19
DRQ6	AE20
MEMW#	AF20
MEMR#	AE19
DRQ5	AD18

Signal Name         Pin No.           SA8/SD8         AF19           DRQ0         AE18           IRQ11         AF18           IRQ14         AC17           IRQ15         AD17           SBHE#         AE17           IRQ12         AF17           IRQ10         AE16           IOCS16#         AF16           MEMCS16#         AC15           IRQ4         AE15           TC         AF15           IRQ3         AC14           IRQ8#         AE14           IRQ6         AF14           DRQ3         AD13
DRQ0 AE18 IRQ11 AF18 IRQ14 AC17 IRQ15 AD17 SBHE# AE17 IRQ12 AF17 IRQ10 AE16 IOCS16# AF16 MEMCS16# AC15 IRQ4 AE15 TC AF15 IRQ3 AC14 IRQ8# AE14 IRQ6 AF14
IRQ11
IRQ14
IRQ15 AD17 SBHE# AE17 IRQ12 AF17 IRQ10 AE16 IOCS16# AF16 MEMCS16# AC15 IRQ4 AE15 TC AF15 IRQ3 AC14 IRQ8# AE14 IRQ6 AF14
SBHE#       AE17         IRQ12       AF17         IRQ10       AE16         IOCS16#       AF16         MEMCS16#       AC15         IRQ4       AE15         TC       AF15         IRQ3       AC14         IRQ8#       AE14         IRQ6       AF14
IRQ12
IRQ10
IOCS16#         AF16           MEMCS16#         AC15           IRQ4         AE15           TC         AF15           IRQ3         AC14           IRQ8#         AE14           IRQ6         AF14
MEMCS16#         AC15           IRQ4         AE15           TC         AF15           IRQ3         AC14           IRQ8#         AE14           IRQ6         AF14
IRQ4       AE15         TC       AF15         IRQ3       AC14         IRQ8#       AE14         IRQ6       AF14
TC         AF15           IRQ3         AC14           IRQ8#         AE14           IRQ6         AF14
IRQ3 AC14 IRQ8# AE14 IRQ6 AF14
IRQ8# AE14 IRQ6 AF14
IRQ6 AF14
DRQ3 AD13
IRQ5 AE13
IRQ1 AF13
DRQ1 AD12
IORX0 AE12
SA17 AF12
IOW# AC11
SA16 AD11
SA18 AE11
IOCHRDY AF11
SA19 AD10
DRQ2 AE10
ZEROWS# AF10
SA2/SD2 AD9
SA0/SD0 AE9
SA4/SD4 AF6
SA1/SD1 AE6
SA6/SD6 AF5
SA3/SD3 AC6
IRQ9 AE5
SA5/SD5 AD5
SA7/SD7 AF4
CLK_32K AE3
OVER_CUR# W3
POWER_EN V4
USBCLK W1
BIT_CLK V2
SDATA_IN U4
DDC_SDA M4
FP_DATA12/SA12 L1
FP_DATA0/SA0 K3
FP_DATA13/SA13 K2

Signal Name	Pin No.
FP_DATA14/SA14	K1
FP_DATA2/SA2	J3
FP_DATA1/SA1	J2
FP_DATA3/SA3	J1
FP_DATA15/SA15	H2
FP_DATA16/SA_OE#	НЗ
FP_DATA4//SA4	H1
FP_DATA8//SA8	G1
FP_DATA5/SA5	G2
FP DATA7//SA7	G3
FP DATA6/SA6	G4
FP DATA9//SA9	F1
FP DATA17/MASTER#	F3
FP DATA10//SA10	E2
FP DATA11/SA11	D1
FP VSYNC	C1
FP HSYNC	C2
ENA DISP	B1
TVCLK	B2
PIXEL0	A1
PIXEL3	C4
PIXEL6	D5
PIXEL4	B3
PIXEL1	A2
PIXEL2	A3
PIXEL11	C5
PIXEL9	D6
PIXEL5	B4
PIXEL7	A4
HSYNC	C6
VSYNC	B5
PIXEL13	D7
PIXEL14	C7
PIXEL10	A5
PIXEL8	B6
VID_CLK	A6
PIXEL17	C8
VID VAL	B7
PIXEL12	A7
PIXEL15	B8
PIXEL20	D9
PIXEL21	C9
PIXEL16	A8
PIXEL18	B9
PIXEL19	A9
PIXEL23	C10
VID DATA4	D11
_=:	

Table 5-1. Test Mode Selection (Continued)

Signal Name	Pin No.
VID_DATA3	C11
PIXEL22	B11
VID_DATA0	A11
VID_DATA7	C12
VID_DATA6	B12
VID_DATA5	A12
VID_DATA1	C13
VID_DATA2	B13
PCLK	A13
AD1	D14
INTD#	B14
INTA#	A14
INTB#	D15
INTC#	C15
AD3	B15
AD0	A15
AD2	C16
AD5	B16
AD7	A16
AD4	C17
AD6	B17

Signal Name	Pin No.
AD9	A17
AD8	D18
C/BE0#	B18
AD12	A18
AD11	B19
AD10	A19
AD15	A20
AD14	B20
AD13	C20
PAR	A21
C/BE1#	B21
SERR#	A22
PERR#	B22
LOCK#	C22
DEVSEL#	A23
TRDY#	B23
FRAME#	C23
C/BE2#	A24
IRDY#	B24
AD17	A25
AD18	B25

Signal Name	Pin No.
AD16	A26
GNT#	D24
AD21	C25
AD19	B26
AD22	C26
AD20	E24
AD26	D25
C/BE3#	D26
AD23	E25
AD25	G24
STOP#	E26
AD24	F25
AD27	F26
AD28	G25
AD29	G26
AD31	H25
AD30	J24
HOLD_REQ#	H26
REQ#	J25
PCICLK	J26
POR# (NAND Output)	K24




Figure 5-1. NAND Tree Output Waveform

#### 5.2 ELECTRICAL CONNECTIONS

#### 5.2.1 Pull-Up Resistors

Table 5-3 lists the pins that are internally connected to a 20-kohm pull-up resistor. When unused, these inputs do not require connection to an external pull-up resistor.

Table 5-3. Pins with Weak Internal Resistor

Signal Name	Туре	Ball No.	Internal PU
IOR#	I/O	AE12	PU
IOW#	I/O	AC11	PU
MEMR#	I/O	AE19	PU
MEMW#	I/O	AF20	PU
SBHE#	I/O	AE17	PU
SA[19:0]/ SD[19:0]	I/O	AD10, AE11, AF12, AD11, AE25, AD24, AD22, AE21, AF21, AC20, AD19, AF19, AF4, AF5, AD5, AF6, AC6, AD9, AE6, AD9	PU

#### 5.2.2 Unused Input Pins

All inputs not used by the system designer and not listed in Table 5-3 should be kept at either  $V_{SS}$  or  $V_{DD.}$  To prevent possible spurious operation, connect active-high inputs to ground through a 20-kohm ( $\pm 10\%$ ) pull-down

resistor and active-low inputs to  $V_{DD}$  through a 20-kohm ( $\pm 10\%$ ) pull-up resistor.

#### 5.2.3 NC-Designated Pins

Pins designated NC should be left disconnected. Connecting an NC pin to a pull-up resistor, pull-down resistor, or an active signal could cause unexpected results and possible circuit malfunctions.

#### 5.2.4 Power/Ground Connections and Decoupling

Testing and operating the CS5530 requires the use of standard high frequency techniques to reduce parasitic effects. These effects can be minimized by filtering the DC power leads with low-inductance decoupling capacitors, using low-impedance wiring, and by using all of the  $\rm V_{\rm DD}$  and  $\rm V_{\rm SS}$  pins.

#### 5.3 ABSOLUTE MAXIMUM RATINGS

Table 5-4 lists absolute maximum ratings for the CS5530. Stresses beyond the listed ratings may cause permanent damage to the device. Exposure to conditions beyond these limits may (1) reduce device reliability and (2) result in premature failure even when there is no immediately apparent sign of failure. Prolonged exposure to conditions at or near the absolute maximum ratings may also result in reduced useful life and reliability These are stress ratings only and do not imply that operation under any conditions other than those listed under Table 5-5 is possible.

# 5.4 RECOMMENDED OPERATING CONDITIONS

Table 5-5 lists the recommended operating conditions for the CS5530.

Table 5-4. Absolute Maximum Ratings

Parameter	Min	Max	Units	Comments
Operating Case Temperature		110	°C	Power Applied
Storage Temperature	<del>-</del> 65	150	°C	No Bias
Supply Voltage		4.0	V	
Voltage On Any Pin	-0.5	5.5	V	
Input Clamp Current, I <sub>IK</sub>	-0.5	10	mA	Power Applied
Output Clamp Current, I <sub>OK</sub>		25	mA	Power Applied

Table 5-5. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	Comments
T <sub>C</sub>	Operating Case Temperature	0	85	°C	
$V_{DD}$	Supply Voltage	3.0	3.6	V	

**Note:** For video interface specific parameters, refer to Table 5-15 "Video Interface: Setup/Hold and Delay Times" on page 235.

### 5.5 DC CHARACTERISTICS

Table 5-6. DC Characteristics (at Recommended Operating Conditions)

Symbol	Parameter	Min	Тур	Max	Units	Comments			
V <sub>IL</sub>	Low Level Input Voltage			II.					
	All inputs except PCI	-0.3		0.8	V				
	PCI	-0.5		0.3V <sub>CC</sub>					
V <sub>IH</sub>	High Level Input Voltage			II.					
	All inputs except 5V tolerant and PCI	2.0		1.1V <sub>DD</sub>	V				
	5V tolerant	2.0		5.5					
	PCI	0.5V <sub>CC</sub>		V <sub>CC</sub> +0.5					
V <sub>OL</sub>	Low Level Output Voltage			l		•			
	4 mA			0.4	V	I <sub>OL</sub> = 4 mA, Note 1			
	8 mA			0.4		I <sub>OL</sub> = 8 mA, Note 1			
	16 mA			0.4		I <sub>OL</sub> = 16 mA, Note 1			
	PCI			0.4					
	USB			0.3		$R_L = 15 \text{ K}\Omega \text{ to V}_{DD}$ , Note 1			
V <sub>OH</sub>	High Level Output Voltage								
	4 mA	2.4			V	$I_{OH} = -4 \text{ mA}, \text{ Note 1}$			
	8 mA	2.4				$I_{OH} = -8 \text{ mA}, \text{ Note 1}$			
	16 mA	2.4				$I_{OH} = -16$ mA, Note 1			
	PCI	V <sub>CC</sub> -0.5							
	USB	2.8		3.6		$R_L = 15 \text{ K}\Omega \text{ to V}_{DD},$ Note 1			
I <sub>IL</sub>	Low Level Input Leakage Current								
	All inputs except those with internal PUs	-10		10	μΑ	V <sub>IN = VSS</sub> , See Table 5-3			
	Inputs with internal PUs	-200		-10					
I <sub>IH</sub>	High Level Input Leakage Current	-10		10	μΑ	$V_{IN} = V_{DD}$			
VH	Schmitt (smt) Trigger Hysteresis Voltage		0.5		V	Note 1			
V <sub>DI</sub>	USB - Differential Input Sensitivity		0.2		V	(D+)-(D-)			
V <sub>CM</sub>	USB - Differential Common Mode Range	0.8		2.5	V	Includes V <sub>DI</sub> range			
V <sub>SE</sub>	USB - Single Ended Receiver Threshold	0.8		2.0	٧				
C <sub>IN</sub>	Input Capacitance			10	pF	f = 1 MHz			
C <sub>OUT</sub>	Output or I/O Capacitance			10	pF	f = 1 MHz			
C <sub>CLK</sub>	CLK Input Capacitance			10	pF	f = 1 MHz			

Table 5-6. DC Characteristics (at Recommended Operating Conditions) (Continued)

Symbol	Parameter	Min	Тур	Max	Units	Comments
Core		•		•	•	
I <sub>CC_CORE</sub>	Active I <sub>CC</sub> : PCICLK @ 33MHz		180	250	mA	Note 2
I <sub>CCSM_CORE</sub>	Suspend Mode I <sub>CC</sub>		135		mA	Note 2
I <sub>CCSS_CORE</sub>	Standby I <sub>CC</sub> (Suspended and CLK Stopped)		20		mA	f <sub>PCICLK</sub> = 0 MHz, Note 2
DAC						
I <sub>CC_DAC</sub>	Active I <sub>CC</sub>	<0.3	60		mA	Min is I <sub>CC</sub> inactive, Note 2
PLL	•	•	•	•	•	•
I <sub>CC_PLL</sub>	Active I <sub>CC</sub>		5		mA	Note 2

**Notes:** 1. Pins with this buffer type are listed alphabetically in Table 2-3 "352 TBGA Pin Assignments - Sorted Alphabetically by Signal Name" on page 18.

2. Not 100% tested.

#### 5.6 AC CHARACTERISTICS


The following tables list the AC characteristics including output delays, input setup requirements, input hold requirements and output float delays. The rising-clockedge reference level,  $V_{\text{REF}}$  and other reference levels are shown in Table 5-7. Input or output signals must cross these levels during testing.

Input setup and hold times are specified minimums that define the smallest acceptable sampling window for which a synchronous input signal must be stable for correct operation.

**Note:** All AC tests are at  $V_{DD} = 3.0V$  to 3.6V,  $T_{C} = 0^{\circ}C$  to 85°C,  $C_{L} = 50$  pF unless otherwise specified.

Table 5-7. Drive Level and Measurement Points for Switching Characteristics

Symbol	Voltage (V)
V <sub>REF</sub>	1.5
V <sub>IHD</sub>	2.3
V <sub>ILD</sub>	0.3



Legend: A = Maximum Output Delay Specification

B = Minimum Output Delay Specification

C = Minimum Input Setup Specification

D = Minimum Input Hold Specification

Figure 5-2. Drive Level and Measurement Points for Switching Characteristics

Table 5-8. AC Characteristics of Specification Compliant Interface Signals

Interface Signal Group	Specification Name
IDE Interface Signals	ATA-4 Specification
USB Interface Signals	USB Specification, Version 1.0
PCI Bus Interface Signals	PCI Bus Specification, Revision 2.1
ISA Bus Interface Signals	Abides industry standards

**Note:** The interface signal groups listed in Table 5-8 adhere to the timing parameters given in the corresponding specification. For details, refer to those specifications.

Table 5-9. Clock Characteristics

Symbol	Parameter	Min	Max	Duty Cycle	Unit	Comments			
Output Signals									
t <sub>f</sub> , t <sub>Lcyc</sub> , t <sub>Hcyc</sub>	DCLK Frequency	25	157.5	30/70	MHz	Notes 1 through 5			
t <sub>Lcyc</sub> , t <sub>Hcyc</sub>	CLK_32K Frequency	32.768		50/50	kHz	Notes 6 and 7			
t <sub>Lcyc</sub> , t <sub>Hcyc</sub>	CLK_14MHZ Frequency	14.31818		45/55	MHz				
Input Signal									
t <sub>cyc</sub>	PCICLK Cycle Time	30	∞		ns				
t <sub>HIGH</sub>	PCICLK High Time	11			ns				
t <sub>LOW</sub>	PCICLK Low Time	11			ns				
	PCICLK Slew Time	1	4		V/ns	Note 8			

Notes: 1. Worst case duty cycle.

- 2. Duty cycle is a function of PLL post divider.
- 3. Programmable to standard video frequencies.
- 4. Typical jitter < 650 ps peak-to-peak.
- 5. CLK\_14MHZ input jitter < 500 ps peak-to-peak.
- 6. CLK\_32K jitter = period of CLK\_14MHZ
- 7. CLK\_32K output frequency = CLK\_14MHZ/436.95621.
- 8. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform as shown in Figure 5-3.




Figure 5-3. 3.3V PCICLK Waveform

**Table 5-10. CPU Interface Timings** 

Symbol	Parameter	Min	Max	Unit	Comments	
t <sub>SMI</sub>	Rising PCICLK to SMI#	3	9	ns		
t <sub>SUSP#</sub>	Rising PCICLK to SUSP#	6	9	ns		
t <sub>SUSPAsetup</sub>	SUSPA# setup to rising PCICLK	0		ns		
t <sub>SUSPAhold</sub>	SUSPA# hold from rising PCICLK	1		ns		
	IRQ13 Input	Asynchron	ous input for	IRQ decode	Э.	
	INTR Output	Asynchronous output from IRQ decode.				
	SMI# Output	Asynchron	ous output fi	rom SMI dec	code.	




Figure 5-4. CPU Interface Timing

**Table 5-11. Audio Interface Timings** 

Symbol	Parameter	Min	Max	Unit	Comments
t <sub>BITCLK</sub>	Rising BIT_CLK to SYNC	5	16	ns	
t <sub>SDAT</sub>	Rising BIT_CLK to SDATA_OUT	5	17	ns	
t <sub>SDATsetup</sub>	SDATA_IN setup to falling BIT_CLK	15		ns	
t <sub>SDAThold</sub>	SDATA_IN hold from falling BIT_CLK	5		ns	




Figure 5-5. Audio Interface Timing

#### 5.7 VIDEO CHARACTERISTICS

The following tables and figures describe the DC/AC characteristics of the CS5530 video interface. It is divided into the following categories:

- · Recommended Operating Conditions
- · Miscellaneous Operating Characteristics
- · Analog Output Rise/Settle Times
- · Setup/Hold and Delay Times

Additionally, Figure 5-8 is provided showing a typical video connection diagram.

Table 5-12. Video Interface: Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units	Comments
$AV_{DD}$	Power Supply connected to AVDD1, AVDD2 and AVDD3	3.0	3.3	3.6	٧	
R <sub>L</sub>	Output Load on each of the pins IOUTR, IOUTG and IOUTB		37.5		Ohms	
l <sub>OUT</sub>	Output Current on each of the pins IOUTR, IOUTG and IOUTB			21	mA	
R <sub>SET</sub>	Value of the full-scale adjust resistor connected to IREF		732		Ohms	This resistor should have a 1% tolerance.
VEXT <sub>REF</sub>	External voltage reference con- nected to the EXTVREFIN pin		1.235		V	
I <sub>REF</sub>	Current flow through the resistor connected to the IREF pin		2.2		mA	

Table 5-13. Video Interface: Miscellaneous Operating Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Comments
	White Level Relative to Black	16.74	17.62	18.50	mA	
	EXTVREFIN Leakage Current		2		μΑ	
IAV <sub>DD</sub>	AV <sub>DD</sub> Supply Current		60		mA	

Table 5-14. Video Interface: Analog Output Rise/Settle Times

Symbol	Parameter	Min	Тур	Max	Units	Comments
t <sub>rise</sub>	Analog Output Rise Time		2		ns	Notes 1 and 2
t <sub>settle</sub>	Analog Output Settling Time		4		ns	Notes 1 and 3

**Notes:** 1. Timing measurements are made with a 75 ohm doubly-terminated load, with VEXT<sub>REF</sub> = 1.235V and  $R_{SET}$  = 732 ohms.

- 2. 10% to 90% of full-scale transition.
- 3. Full-scale transition: time from output minimum to maximum, not including clock and data feedthrough.

Table 5-15. Video Interface: Setup/Hold and Delay Times

Symbol	Parameter	Min	Тур	Max	Units	Comments	
Setup/Hold Times							
<sup>t</sup> DisplaySetup	Display setup to rising PCLK:  VSYNC, HSYNC, FP_DISP_ENA,  FP_VSYNC, FP_HSYNC, PIXEL[23:0]	3.0			ns	All setup/hold times are derived as shown in	
<sup>t</sup> DisplayHold	Display hold from rising PCLK: VSYNC, HSYNC, FP_DISP_ENA, FP_VSYNC, FP_HSYNC, PIXEL[23:0]	0				Figure 5-2.	
t <sub>VID_VALSetup</sub>	VID_VAL setup to rising VID_CLK	3.75			ns		
t <sub>VID_VALHold</sub>	VID_VAL hold from rising VID_CLK	0			ns		
t <sub>VID_DATASetup</sub>	VID_DATA setup to rising VID_CLK	3.75			ns	Also applies to	
t <sub>VID_DATAHold</sub>	VID_DATA hold from rising VID_CLK	0			ns	PIXEL[23;16] when in 16-bit video mode.	
Delay Times							
FPOUT <sub>MinDelay</sub> , FPOUT <sub>MaxDelay</sub>	TFT/TV output delays from FP_CLK:  FP_DATA[17:0], FP_HSYNC_OUT,  FP_VSYNC_OUT,  FP_DISP_ENA_OUT, FP_ENA_VDD,  FP_ENA_BKL, FP_CLK_EVEN	0.1		5.2	ns	All flat panel applications use the falling edge of FP_CLK to latch their data.	
VID_RDY <sub>MinDelayE</sub> , VID_RDY <sub>MaxDelayE</sub>	VID_RDY delay from falling VID_CLK (early mode)	3		10.5	ns	The mode for VID_RDY (early	
VID_RDY <sub>MinDelayN</sub> , VID_RDY <sub>MaxDelayN</sub>	VID_RDY delay from rising VID_CLK (normal mode)	3		9.5	ns	or normal) is set with "Video Con- figuration Regis- ter"	




Figure 5-6. Display TFT/TV Outputs Delays





Figure 5-7. VID\_RDY Delays



R1-R3 75 Ohms, 1%
RSET 732 Ohms, 1%
C1-C6 33 pF
C7 0.1 μF, Ceramic
C8 2.2 μF, Electrolytic
L1-L3 (Optional)
L4-L5 (Optional) 600 Ohm Ferrite Bead

Figure 5-8. Typical Video Connection Diagram

### 6.0 Mechanical Specifications

Mechanical dimensions for the 352-Terminal TBGA (Tape Ball Grid Array) package for the Geode CS5530 are pro-

vided in this section. Table 6-1 provides the values for the dimensions given in Figure 6-1.

Table 6-1. 352 TBGA Package Dimension

	Millimeters					
Symbol	Minimum	Nominal	Maximum			
A			1.7			
A1	0.5	0.6	0.7			
A2			1.0			
b	0.60	0.75	0.90			
D		35.0 BSC				
D1		31.75 BSC				
D2	33.4	33.6	33.8			
D3	17.9	18.1	18.3			
D4	15.4	15.6	15.8			
E		35.0 BSC				
E1		31.75 BSC				
E2	33.4	33.6	33.8			
E3	17.9	18.1	18.3			
E4	15.4	15.6	15.8			
е		1.27 BSC				
S		0.635 BSC				
aaa		0.15				
Die Size		< or = 12				




Figure 6-1. 352-Terminal TBGA Mechanical Package Outline

# Appendix A Support Documentation

### A.1 REVISION HISTORY

This document is a report of the revision/creation process of the data book for the Geode CS5530 I/O companion.

Any revisions (i.e., additions, deletions, parameter corrections, etc.) are recorded in the tables below.

Revision # (PDF Date)	Revisions / Comments
0.0	Creation Phase
0.1 (1/18/99)	First preliminary release to web while being circulated for engineering approval for a rev 1.0 release.
1.0 (3/24/99)	First release to web after engineering approval.
2.0 (4/6/99)	Major edit to current revision was updating the mechanical package.
3.0 (6/28/99)	Changed to National Semiconductor document format. Added changes from revisions 1.0, 2.0, and 3.0 of the data book addendum. Used "General Description" from newly created Product Overview (references GXLV).
3.1(7/14/99)	Added minor changes for clarification purposes.
3.2 (8/27/99)	Added Geode™ technology verbiage and CS prefix. Also F3BAR+Memory Offset 10h and 12h were documented incorrectly.
4.0 (2/2/00)	Many corrections to registers including reset values and notes changes. Added minor clarfications and NAND Tree Test Mode.
4.1 (4/1/00)	Minor format changes. No technical changes.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Francais Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Fax: 65-2504466 Email: ap.support@nsc.com National Semiconductor Japan Ltd.

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

www.national.com

https://findchips.com/search/cs5530