

FEATURES

#### **Microcontroller Interface:**

- Supports high-speed multiplexed/nonmultiplexed microcontroller interfaces (e.g., 16-MHz 8051, 12-MHz 68HC11, 30-MHz HPC460X3, HPL460X3, Intel® 80188 and Motorola® 68H000)
- Supports direct microcontroller access to the SCSI bus, emulating-target or initiator device, buffer memory and external switches
- Supports power-down mode with auto-wakeup
- On-chip oscillator with clock output

#### SCSI Interface:


- Supports SCSI-2 Initiation and Target modes
- Supports asynchronous DMA/PIO transfers up to 3 MBvtes/sec.
- Supports synchronous DMA/PIO transfers up to 5 MBytes/sec.
- Supports up to 15-byte synchronous transfer offsets and 12 programmable transfer periods
- Controls synchronous transfer overrun/underrun
- Controls arbitration, selection, and reselection in hardware
- Detects selected and reselected conditions automatically
- Integrates 48-mA and active pull-up SCSI bus drivers (cont.)

# Integrated SCSI **Disk Controller**

### OVERVIEW

The CL-SH370 is a VLSI component that provides the majority of the hardware necessary to build a Small Computer System Interface (SCSI) Winchester disk controller. The CL-SH370 design combines a high-speed local microcontroller port. extensive hardware support for the SCSI interface, a four-channel Buffer Manager, and an advanced Sector Formatter. With the addition of only a few discrete components for the device-level interface, the CL-SH370, along with a local microcontroller, system ROM and RAM, and an optional data separator, completes a disk controller subsystem with high performance at a low overall cost.

A local microcontroller provides the CL-SH370 with initial operating parameters that include disk sector format, the type and size of buffer memory, and SCSI Host control. (cont.)





# CL-SH370 Product Bulletin

## FEATURES (cont.)

#### Sector Formatter:

- Full-track multi-sector transfer capability
- Transfers SCSI information to/from the microcontroller through a 16-byte FIFO under Automatic Programmed I/O (PIO)
- Programmable Format Sequencer Writable Control Store (WCS-31 x 4 bytes)
- Supports up to 24-MHz NRZ data rates
- Allows split data field processing for embedded servo and zoned designs
- Provides 16-bit CRC and 88-bit Reed-Solomon ECC with on-the-fly correction
- Programmable on-the-fly error burst length

#### **Buffer Manager:**

- Quad-channel, circular buffer control with priority resolution
- Direct buffer addressing up to 256 KBytes of SRAM

## OVERVIEW (cont.)

During data transfer operations, the CL-SH370 requires only minimal intervention from the local microcontroller. The microcontroller- to-CL-SH370 communication path is a multiplexed/nonmultiplexed address and data bus similar to that provided by the Intel® 8051- and the Motorola® 68HC11-class of controllers. (There is a configuration signal available to allow for either family of data control signal methods). The CL-SH370 has centralized status registers with interrupt capability. These features allow firmware designers flexibility in writing polled loops or interrupt handlers that provide real-time process control critical in embedded controller drive applications.

The SCSI Host interface is designed for compliance with the proposed SCSI-2 specification. This ensures long-term compatibility for both the hardware and the firmware developed around the The SCSI interface logic includes CL-SH370. integrated high-current (48-mA) drivers and programmable active pullups for the single-ended option. Both the asynchronous and synchronous transfer protocols are supported in either Initiator or Target mode. Routine bus control operations, such as arbitration, selection and reselection, are automatically sequenced in hardware. This method of implementing the SCSI interface makes the SCSI protocol firmware extremely flexible and very efficient.

The Sector Formatter provides the disk data and control functions. The Sector Formatter is capable

- Supports streaming mode and automatic host and disk operation in the same circular buffer simultaneously, with a pacing mechanism to prevent overrun and underrun
- Supports multi-track, minimal-latency operations
- Permits concurrent buffer memory throughput of up to 12 MBytes/sec.
- Odd-parity data verification between the SCSI bus and the Sector Formatter
- Flexible buffer segmentation logic
- Automatic SCSI disconnect/reconnect with local interrupt for programmable buffer threshold and buffer empty/full conditions

#### Technology:

- 100-pin Quad Flat Pack (QFP) package
- Advanced, low-power, double-metal CMOS technology

of handling NRZ data rates up to 24 MHz and can perform automatic multi-sector transfers up to a complete track, while handling multiple datasegments per sector. The Sector Formatter is subdivided into a Format Sequencer and the Sector Formatter Data path. The Format Sequencer uses a 31-word-by-4-byte Writable Control Store (WCS) to hold a user-written program. This program contains the control information for the disk track and sector format. The Sector Formatter Data path consists of the NRZ-data-handling circuitry that includes the serializer/deserializer (SERDES), the 88-bit Reed-Solomon ECC and 16-bit CRC error control logic, the SERDES parity logic, and the data signals to the Buffer Manager interface.

The Buffer Manager controls the flow of data between the host and disk interfaces. These interfaces store and retrieve data from the buffer memory using interleaved access cycles. The actual buffer memory may be implemented with static or dynamic RAM devices. The CL-SH370 Buffer Manager is programmable to provide all of the necessary address and control signals for RAM devices of varying access times. Up to 256 KBytes of SRAM can be directly addressed by the CL-SH370. The buffer manager allows fully automatic host-to-media and media-to-host multisector transfers, while monitoring the state of the buffer to identify buffer full/empty conditions, and programmable data thresholds. These conditions can be monitored to automatically disconnect or reconnect from the SCSI bus.



### **PIN DESCRIPTION**

Symbol	Pin Number	Туре	Description
Microcontroller Interface Pins DINT* CS WR*/R/W* RD*/DS DTACK* I/MC* HINT* AD0:7 A0:7 M/DM* ALE/AS RST*	16 17 18 19 20 23 27 33-28, 22-21 36-39, 41-44 26 34 45	O, OD, Z I I OD I O, OD, Z I/O I/O I I I	Disk Interrupt Chip Select Write Strobe/Read/Write Read Strobe/Data Strobe Data Transfer Acknowledge Intel/Motorola Host Interrupt Local Microcontroller Address/Data Bus Local Microcontroller Address Bus Multiplexed/Demultiplexed Address Configuration Address Latch Enable/Address Strobe Reset
SCSI Bus Interface Pins SDB0*:7* SDBP* ATN* BSY* ACK* SRST* MSG* SEL* C*/D* REQ* I*/O	58-59, 61-63, 65-67 69 70 71 74 80 76 75 77 72 79	I/O, OD I/O, OD I/O, OD I/O, OD I/O, OD I/O, OD I/O, OD I/O, OD I/O, OD	SCSI Data Bus SCSI Data Bus Parity SCSI Attention SCSI Busy SCSI Acknowledge SCSI Reset SCSI Message SCSI Select SCSI Command/Data SCSI Request SCSI Input/Output
Buffer Manager Interface Pins BD0:7 BDP BA0:15 BA16 BA17 MCE* MOE* WE* SYSCLK/XTAL1 XTAL2 CLKOUT	81-85, 87-89 92 93-100, 2-9 11 12 13 14 15 46 47 48	I/O I/O O O O O O I I I	Buffer Memory Data Bus Buffer Memory Data Parity Buffer Memory Address Lines Buffer Memory Address 16 Buffer Memory Address 17 Memory Chip Enable Memory Output Enable Write Enable System Clock or XTAL1 (crystal input 1) XTAL2 (crystal input 2) Clock Output
Sector Formatter Interface Pins INPUT/OUTPUT INDEX WAM*/AMD*/SECTOR RG WG RRCLK NRZ 1FCLK Power and Ground Pins BGND LGND +5V SGND	57 49 50 54 55 52 53 56 1, 10, 86 24, 25, 40 35, 51, 90, 91 60, 64, 68, 73, 78	  /0 0    /0   N/A N/A N/A N/A	Format Sequencer Input/Output Index Write Address Mark/Address Mark Detect/Sector Read Gate Write Gate Read Reference Clock Non-return to Zero 1FCLK (clocks ECC correction circuitry) Buffer Ground Pins Logic Ground Pins Power Supply (+5) Pins High Current SCSI Ground Pins

Note: (\*) denotes negative true signal. I indicates input pin; O indicates output pin; I/O indicates input/output pin; O indicates open drain output pin; Z indicates tri-state output or input/output pins. All unused input pins must be tied to GND or VDD appropriately. SGND, BGND and LGND are connected to three separate ground rings internally.



### ADVANTAGES

#### **Unique Features**

- · Programmable wait states for microcontroller
- Pin-configurable microcontroller data control interface
- Separate disk and host microcontroller interrupts
- 15-byte offset in synchronous mode

- 16-byte FIFO for automatic PIO transfers
- Four Buffer Manager DMA channels
- Direct 256K SRAM addressing
- Odd through parity buffer verification
- Variable buffer segmentation logic
- Advanced-programmable branch conditions in the Writable Control Store (WCS) program
- Conditional Format Sequencer execution of up to four paths
- · Programmable read synchronization timeout
- "On-the-fly" error correction circuitry
- Multiple data field processing within the ECC
- Automatic disconnect/reconnect with local interrupt on programmable buffer empty/full threshold
- Automatic multisector transfer between host and disk
- Minimal latency support

#### Benefits

Allows the fastest microcontrollers to operate without degrading bus performance.

Allows for direct connect to Intel- or Motorola-style microcontrollers.

Supports faster, more direct interrupt processing by microcontroller.

Greater flexibility for synchronous data transfer negotiations.

Decreases command and information transfer overhead.

Enables read-look-ahead for high performance.

Increases buffer size alternatives to support caching.

Improves data integrity between host and disk data transfers.

Allows protected data segments in buffer.

Supports flexible, automated defect management and retry algorithms.

Supports end-of-track, retry and defect management code.

Simplifies ID and Data Field searches.


Enables high-speed ECC correction within half a sector time period.

Provides support for embedded servo drives, zoned drives and large defect skipping.

Optimizes SCSI Bus utilization.

Reduces local microcontroller real-time response.

Reduces the rotational latency by an average of onehalf revolution.



100-pin Quad Flat Pack (QFP) Pin Diagram



## Direct Sales Offices

**Domestic** 

N. CALIFORNIA San Jose TEL: 408/436-7110 FAX: 408/437-8960

**S. CALIFORNIA** Laguna Hills TEL: 714/472-3939 FAX: 714/472-4804

Thousand Oaks TEL: 805/371-5381 FAX: 805/371-5382

#### ROCKY MOUNTAIN AREA Boulder, CO

TEL: 303/939-9739 FAX: 303/440-5712

Literan .

NORTH CENTRAL AREA Westchester, IL TEL: 708/449-7715 FAX: 708/449-7804

#### SOUTH CENTRAL AREA

Austin, TX TEL: 512/794-8490 FAX: 512/794-8069

#### NORTHEASTERN AREA

Andover, MA TEL: 508/474-9300 FAX: 508/474-9149

Philadelphia, PA TEL: 215/251-6881 FAX: 215/651-0147

## SOUTH EASTERN

AREA Boca Raton, FL TEL: 407/994-9883 FAX: 407/994-9887

Atlanta, GA TEL: 404/263-7601 FAX: 404/729-6942

#### International

#### JAPAN

Kanagawa-Ken TEL: 81/462-76-0601 FAX: 81/462-76-0291

#### SINGAPORE

TEL: 65/3532122 FAX: 65/3532166

#### TAIWAN

Taipei TEL: 886/2-718-4533 FAX: 886/2-718-4526

#### GERMANY

Herrsching TEL: 49/8152-2030 FAX: 49/8152-6211

### The Company

Cirrus Logic, Inc., is a leading supplier of high-integration peripheral controller circuits for mass storage, graphics, and data communications. The company also produces state-of-the-art software and firmware to complement its product lines. Cirrus Logic technology is used in leading-edge personal computers, engineering workstations, and office automation.

The Cirrus Logic formula combines proprietary S/LA<sup>™+</sup> IC design automation with system design expertise. The S/LA design system is a proven tool for developing high-performance logic circuits in half the time of most semiconductor companies. The results are better VLSI products, on-time, that help you win in the marketplace.

Cirrus Logic's extensive quality assurance program — one of the industry's most stringent — ensures the utmost in product reliability. Talk to our systems and applications specialists; see how you can benefit from a new kind of semiconductor company — Cirrus Logic.

† U.S. Patent No. 4,293,783

© Copyright, Cirrus Logic, Inc., 1990

Cirrus Logic, Inc. believes the information contained in this document is accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by Cirrus Logic, Inc. for its use, nor for infringements of patents or other rights of third parties. This document implies no license under patents or copyrights. Trademarks in this document belong to their respective companies. Cirrus Logic, Inc. products are covered under one or more of the following U.S. patents: 4,293,783; Re. 31,287; 4,763,332; 4,777,635; 4,839,896; 4,931,946; 4,979,173.