

Technical Briefing: CL-CD180 Intelligent Octal Channel Asynchronous Communications Controller Performance Benchmark

September, 1988

No warrantee is given for the suitability of the program code described herein for any purpose other than a reasonable demonstration of functional performance. CIRRUS LOGIC believes this information is accurate and reliable. However, it is subject to change without notice. No responsibility is assumed by CIRRUS LOGIC for its use; nor for infringements of patents or other rights of third parties. This document implies no license under patents.

© Copyright 1988, CIRRUS LOGIC, Inc. All rights reserved. Permission is hereby granted for use, reproduction, republication, or abstracting of this material with attribution, by companies not engaged in the sale or manufacture of integrated circuits.

CL–CD180 Intelligent Octal Channel Asynchronous Communications Controller Performance Benchmark

Data Communications Product Group CIRRUS LOGIC, Inc.

The following is a sample program for a full duplex operation in a 10 Mhz 68010-based system. The CL–CD180 has a Global Interrupt Vector register that can be initiated with a device ID# by programming the most significant five bits of the vector; thus up to 32 CD180s can be directly accommodated. The lower three bits of the vector provides the exact cause of the interrupt.

In this example, we shall assume a single CD180 and look at the code required to handle normal data reception and transmission as well as to perform receive and transmit buffer management. The transmit and receive routines are identical, using different control blocks and buffer areas in memory.

The memory organization for receive data is as follows:

RBUFCRB (Buffer Control Block) points to the beginning of a 32 word control block organized into 8 sub-blocks, each with four 32-bit words for each channel. The same applies for memory control blocks for the transmit data buffer. The four words for each channel are:

- RBUFWAP points to where received data is to be written into the channel's active buffer
- RBUFWEP points to the last byte or end of channel's active buffer
- RBUFRAP points to the beginning of next free receive buffer or the last free location in a used buffer
- RCV STATUS holds current status of the receive buffers

Bit 0 - if set indicates that the 1st receive write address

is the address of a new receive buffer

Bit 1 - if set indicates that the 2nd receive buffer

address is the start of a new receive buffer

Bit 2 - if set indicates that the 1st receive buffer is

full, this means that both buffers are full and receive interrupts have been disabled

Bit 3 - if set indicates that a the 2nd receive buffer is full

In this particular implementation, two buffers are chosen for each channel, an active and a standby buffer. The buffer sizes are chosen on the latency required, the length of the messages, the bit rate of the asynchronous communications, the speed at which the host can process the incoming data and the amount of memory available.



Receive Buffer Control Block

The receive buffers are organized as follows. The system will first allocate two free buffers setting bits 0 and 1 to indicate availability. Receive interrupts can then be enabled and bit 0 cleared indicating the buffer is in use. When the first buffer is filled the pointers in the table are swapped, bit 1 is cleared and bit 3 set to indicate that the 2nd buffer is full and needs to be processed by another routine. When the 2nd buffer has been processed and a new buffer has been allocated bit 1 is set again. If no new buffer is allocated then buffer 1 will eventually be filled, bit 2 set and receive interrupts disabled, as no receive data space is available.

Transmit buffers are organized in a simpler manner than the receive buffer. The control block contains an address and a count. Initially the address is set to the start of a transmit buffer and the count is set to the number of bytes that need to be transmitted. When the transmit interrupt is enabled the transmit routine will send the number of bytes in the buffer incrementing the address and decrementing the count as it progresses. The maximum number of bytes transmitted at any interrupt is 8 corresponding to the transmit FIFO size. When transmission of the buffer is complete the transmit interrupt is disabled. The count of bytes in the buffer will be zero which indicates to the system that a new block can be transferred.



Transmit Buffer Control Block

Register Definitions:

GICR - Global Interrupting channel Register - three bit encoded channel number denoting the interrupting channel's number. These three bits are located in bit positions 2-4. Bits 0-1, 5-7 are user programmable.

RDCR - Receive Data Count Register. This register stores the current number of consecutive good bytes of data available in the receive FIFO starting with the top of the FIFO. The host does not have to read the status register when fetching these bytes of data.

RDR - Receive Data Register. The host accesses this register to read the data of the interrupting channel's Receive FIFO. The CD180 will automatically switch the FIFO data into this register for the host to read.

TDR - Transmit Data Register. This has the identical function as that of RDR, except it is for use with the transmit operation.



Memory Organization for 680X0-based Interrupt System

CL–CD180 Performance Benchmark

Page 6

Sample 680X0 Receive Good Data Interrupt Handling Program

definition of CD180 in memory, located between 100000 and 1001ff # on lower byte of memory |address of CL-CD180 in memory $CD180 = 0 \times 100000$ CCR = CD180 + 0x03IER = CD180 + 0x05COR1 = CD180 + 0x07COR2 = CD180 + 0x09COR3 = CD180 + 0x0BCCSR = CD180 + 0x0D RDCR = CD180 + 0x0F $\begin{array}{rcl} \text{SCHR1} &= & \text{CD180} + & \text{OX07} \\ \text{SCHR1} &= & \text{CD180} + & \text{OX13} \\ \text{SCHR2} &= & \text{CD180} + & \text{OX15} \\ \text{SCHR3} &= & \text{CD180} + & \text{OX17} \\ \text{SCHR4} &= & \text{CD180} + & \text{OX19} \\ \text{SCHR4} &= & \text{CD180} + & \text{OX19} \\ \end{array}$ MCOR1 = CD180 + 0x21MCOR2 = CD180 + 0x23MCR = CD180 + 0x25RTPR = CD180 + 0x31MSVR = CD180 + 0x51RBPRH = CD180 + 0x63RBPRL = CD180 + 0x65TBPRH = CD180 + 0x73TBPRL = CD180 + 0x77# GLOBAL CD180 REGISTERS GIVR = CD180 + 0x81GICR = CD180 + 0x83PILR1 = CD180 + 0xC3PILR2 = CD180 + 0xC5PILR3 = CD180 + 0xC7CAR = CD180 + 0xC9GFRCR = CD180 + 0xD7PPRH = CD180 + 0xE1PPRL = CD180 + 0xE3RDR = CD180 + 0xF1RCSR = CD180 + 0xF5TDR = CD180 + 0xF7EOIR = CD180 + 0xFF#receive control blocks 16 bytes per channel .lcomm rbufcrb, 128 | receive control block area #transmit control blocks 8 bytes per channel tbufcrb,64 |transmit control block area .lcomm .text # buffer size used for receive buffsize = 256# 680X0 based interrupt routines for cl-cd180 # save all registers used in the receive interrupt # put the start address of the interrupting channel numbers control # block in a0 = rbufcrb + (16 * channel number) = rbufcrb + (4 * GICR)#

				Bus R	/w
	Instructio	ns	Comments Cy	cles Cl	ocks
# recv	good data	interrupt 68000		6	36
		interrupt 68010		7	38
rcvgd:	movem.l	a0-a2/d0, -(sp)	save working registers	10	40
	lea	rbufcrb,a0		3	12
	eor.l	d0,d0	zero for addition	2	8
	move.b lsl.w	GICR, d0	1 116 butos por block	4 1	16 10
	add.l	#2,d0 d0,a0	16 bytes per block point to correct	1	6
	auu.1	0,20	<pre>channel's control block</pre>	-	Ū
# get o # numbe	current rec er of good	eive buffer poin	, address of RDR in a2 (:		
	move.l	(a0),a1	receive buffer write ad	Idr 3	12
	eor.w	d0,d0	Izero for addition	1	4
	move.b	RDCR, d0	number bytes in rcv fif		16
	lea	RDR, a2	lif 68020 do not do this		12
# loop	to move th	-	lata bytes into the buffe	r	
rcvlp:	move.b	(a2), (a1) +	save data		
	dbne	d0,rcvlp	continue till moved all	. data	
H - 1		C0000		-	20
	ve loop for	8010 first 2 ex		5 5	22 22
#ab0ve #	1000 101 0		t executions	2	14
#		last exe		4	18
				-	
			t interrupt and check if buffer to support anothe	r interr	upt
	move.l	al,(a0)	restore pointer	3	12
	move.l	(a0)4,d0	receive buffer end	4	16
	sub.l	a1,d0	# empty bytes in buffer	1	6
	cmp.w	#8,d0	1	2	8
	bmi	swap	swap if less 8 free byt	es 2	8
# term	inate inter	rupt and return			
rxend•	move.b	d0,EOIR	terminate cl-cd180s int	r 4	16
LACHU.	movem.l	(sp)+, a0-a2/d0		10	40
	rte	(0)) / 40 42,40	intr complete 68000	5	20
			68010	6	24
		unable to suppor fer is available	t another interrupt		
swap:	bclr	#1,(a0)12	is new buff available	4	16
	beq	nobuf		2	10
# swap		vailable - flag d calculate buff nterrupt			

bset	#3,(a0)12	2nd buffer full	4	16
move.1	(a0)8,(a0)	start addr of next buff	6	24
move.1	al,(a0)8	old buffer end ptr	6	24
move.1	(a0),d0	1	3	12
add.l	buffsize,d0	1	3	16
move.l	d0,(a0)4	write buff end point	3	12
move.b	d0,EOIR	terminate cl-cd180s intr	4	16
movem.l	(sp)+,a0-a2/d0	1	10	40
rte		intr complete 68000	5	20
		68010	6	24

2nd buffer not available flag 1st buffer as full,

disable further receive interrupts and

terminate this interrupt

nobuf:	bset	#2,(a0)12	1st buffer fu	11	4	16
	bclr	#0x10,IER	clear receive	data intr	6	24
	move.b	d0,EOIR	terminate cl-o	cd180s intr	4	16
	movem.l	(sp)+,a0-a2/d0			10	40
	rte		intr complete	68000	5	20
			1	68010	6	24

transmit interrupt - one buffer used, plus count of number of bytes in # buffer, when count reaches zero it indicates buffer has been sent

# txint:	transmit movem.l lea eor.l	<pre>interrupt 68010 a0-a2/d0,-(sp) tbufcrb,a0 d0,d0</pre>	save registers tx control block addr zero for addition	7 10 3 2	38 40 12 8
	move.b lsl.w add.l	GICR,d0 #1,d0 d0,a0	interrupting channel no 8 bytes per block point to correct block for this channel	4 1 1	16 8 6

a0 now points to the correct channels control block
get the transmit pointer and check the number of bytes left

move.l	(a0),al	tx buffer read address	3	12
move.w	(a0)4,d0	remaining byte count	3	12
cmp.w	#9,d0	<pre> check if > 8 bytes left</pre>	2	8
bcs	lstblk	if 8 or less - last block	: 2	8

more than 8 bytes left in buffer so transmit 8 this time

move.w	#8,d0	transmit 8 bytes	2	8
bra	trans		2	10

8 or fewer bytes to transmit so this is the last block

txlst:	bclr	#2,IER	disable transmit interrupt 6 24	ł
--------	------	--------	---------------------------------	---

restore the count for next interrupt

.

trans:	sub.w	d0,(a0)4	update transmit count	4	16
	lea	TDR,a2	for loop speed	3	12

loop till sent d0 characters

txlp:	move.b dbne	(a2),(a1)+ d0,txlp	transmit byte until done all	3 2	12 10
# resta	ore pointer	and terminate i	nterrupt		
	move.l move.b movem.l rte	al,(a0) d0,EOIR (sp)+,a0-a2/d0	save ptr for next intr terminate intr in CD180 restore registers and return 68000 68010	3 4 10 5 6	12 16 40 20 24

CL–CD180 Performance Benchmark

Total bus cycles for one good character	Receive 77	<u>Transmit</u> 77
Total bus cycles for eight good characters	96	96
Average bus cycles per character using full FIFO	~12	~12
Total number of clocks for one good character: - zero wait state - one wait state	326 403	328 405
Total number of clocks for eight good characters: - zero wait state - one wait state	436 532	438 534
Average number of clocks per character when using full FIFO: - zero wait state - one wait state	~55 ~64	~55 ~64

Average 68010 time per character (10 Mhz, 1 wait state) = 6.4 microseconds

Thus full duplex operation on all channels operating at 9600 bps (960 characters per second) would take 16 half duplex channels x 960 characters/channel x 6.4 μ sec/character = ~98,304 μ sec or about 10 % of real time. The number of full duplex asynchronous channels capable of being supported by the 68010 at 10 Mhz, if dedicated to interrupt handling only, would be:

- 9,600 bps	80 channels (10 CD180s)
- 19, 200 bps	40 channels (5 CD180s)
- 38, 400 bps	20 channels (< 3 CD180s)

Page 11

Sample 68010 Interrupt Service Routine for Signetics SCC2698

The code that follows is taken from the July 15, 1987 edition of <u>Electronic Products</u> magazine: "CMOS Octal UART design enhances multi-channel datacomm design" by A. Goldberger, J. Goodhart, R. Carreras.

The code appears to handle the reception and transmission of characters to and from memory. The actual buffer management code is apparently not part of the service routine. Please contact Signetics Corp. (Sunnyvale, CA) for any questions. Due to the interrupt vectoring mechanism defined the code will only run on a 68010 and not 68000, so only 68010 timings are shown

				Bus R/W	,
	Instructi	ons	Comments	<u>Cycle</u>	locks
	; interr	upt itself			38
INT98	MOVEM.L	A0-A2/D0-D1	, -(SP)	12	48
	MOVE.W	26(SP), D0		3	12
	SUB.W	VBASE98, DO		3	12
	LSL.W	#3, D0		1	12
	LEA	BASE98, AO		3	12
	MOVE.B	SRA (A0, DC	.W), D1	3	14
	BNE.S	HAVUART		1/2	6/10
	ADD	\$16, D0		2	8
	MOVE.B	SRA (A0, Do	.W), D1	3	14
	BEQ	INTERR		2	10
HAVUART	LEA	BUFAD98, A1		3	12
	CMP.B	#\$F, D1		2	8
	BGT.S	RCVERR		1	6
		#0, D1		_	
	BTST BEQ.S	DOXMIT		2 1/2	10 6/10
	_				.,
RCVE	MOVE.L	0 (A1, D0.W	'), A2	4	18
	MOVE.B	RHR (A0, D0	.W), (A2)+	. 3	18
	MOVE.L	A2, 0 (A1,	D0.W)	4	18
	SUBQ.W			4	18
	BLE.S	RCVEND		1	6
	MOVEM.L	(SP)+, A0-A	2/D0-D1	12	52
	RTE	• •		6	24

CL–CD180 Performance Benchmark

DOXMIT	MOVE.L	8 (A1, D0.W), A2	4	18
	MOVE.B	(A2)+, THR (A0, D0.W)	3	18
	MOVE.L	A2, 8(A1, D0.W)	4	18
	SUBQ.W	#1, 12(A1, D0.W)	4	18
	BLE.S	XMITEND	1	6
	MOVEM.L	(SP)+, A0-A2/D0-D1	12	52
	RTE		6	24
	1st UART/2nd UART		Receive	<u>Transmit</u>
	Total bus cyc Total clock	ele - 0 wait state - 1 wait state	76/83 356/384 436/471	76/83 360/388 440/475

Average 68010 time per byte @ 10 Mhz and 1 wait state = $45.5 \,\mu$ sec

Supporting full duplex operation on all channels at 9600 bps (960 characters per second) would take $16 \times 960 \times 45.55 = 679,648 \ \mu sec$ or about 68% of real time.

Additional time should be required to manage the receive and transmit buffers used by the device. Assuming ZERO time for these tasks, the number of full duplex asynchronous channels capable of being supported by the 68010 @10 Mhz:

- @ 9,600 bps	11 channels (> 1 SCC2698)
- @ 19,200 bps	5 channels (< 1 SCC2698)
- @ 38,400 bps	2 channels